About the Execution of LoLA for CANInsertWithFailure-PT-040
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 2392827.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506500123.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CANInsertWithFailure-PT-040, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506500123
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 11M
-rw-r--r-- 1 mcc users 8.6K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 54K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.0K May 19 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 15:33 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K May 19 07:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 17:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 15K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K May 19 07:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K May 19 15:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 9.8M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-00
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-01
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-02
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-03
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-04
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-05
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-06
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-07
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-08
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-09
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-10
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-11
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-12
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-13
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-14
FORMULA_NAME CANInsertWithFailure-PT-040-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717019691230
BK_STOP 1717022084057
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 7 CANInsertWithFailure-PT-040-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 15 (type CNST) for 14 CANInsertWithFailure-PT-040-LTLCardinality-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 15 (type CNST) for CANInsertWithFailure-PT-040-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 23 CANInsertWithFailure-PT-040-LTLCardinality-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for CANInsertWithFailure-PT-040-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/SRCH) for 41 CANInsertWithFailure-PT-040-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 7 CANInsertWithFailure-PT-040-LTLCardinality-01
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 50 CANInsertWithFailure-PT-040-LTLCardinality-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for CANInsertWithFailure-PT-040-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 13
[[35mlola[0m][I] fired transitions : 13
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/SRCH) for CANInsertWithFailure-PT-040-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 24184
[[35mlola[0m][I] fired transitions : 54715
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL SRCH 5/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 227662 m, 45532 m/sec, 1365324 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 3/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 93836 m, 18767 m/sec, 197963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL SRCH 10/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 304696 m, 15406 m/sec, 1962030 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 8/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 157243 m, 12681 m/sec, 561303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 60 LTL SRCH 15/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 405088 m, 20078 m/sec, 2615169 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 13/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 208362 m, 10223 m/sec, 902416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] planning for CANInsertWithFailure-PT-040-LTLCardinality-05 stopped (result already fixed).
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 53 CANInsertWithFailure-PT-040-LTLCardinality-15
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 2/170 1/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 9027 m, 1805 m/sec, 23529 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 20/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 534166 m, 25815 m/sec, 3369550 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 18/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 313309 m, 20989 m/sec, 1561418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 7/170 1/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 31662 m, 4527 m/sec, 88327 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 25/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 685931 m, 30353 m/sec, 4625687 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 23/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 426392 m, 22616 m/sec, 2382815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 12/170 2/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 53480 m, 4363 m/sec, 151219 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 30/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 943534 m, 51520 m/sec, 6584880 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 28/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 576637 m, 30049 m/sec, 3510473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 17/170 3/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 81192 m, 5542 m/sec, 230104 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 35/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 1385312 m, 88355 m/sec, 9904421 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 33/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 806304 m, 45933 m/sec, 5239651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 22/170 4/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 111230 m, 6007 m/sec, 317868 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 40/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 1740472 m, 71032 m/sec, 12926125 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 38/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 1055201 m, 49779 m/sec, 6941035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 27/170 5/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 136789 m, 5111 m/sec, 393691 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 45/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 2136753 m, 79256 m/sec, 16154661 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 43/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 1223256 m, 33611 m/sec, 8588080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 32/170 5/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 160035 m, 4649 m/sec, 467873 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 50/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 2492899 m, 71229 m/sec, 19218103 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 48/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 1407534 m, 36855 m/sec, 10243932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 37/170 6/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 187122 m, 5417 m/sec, 547987 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 55/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 2840518 m, 69523 m/sec, 22224977 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 53/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 1647784 m, 48050 m/sec, 11935265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 42/170 7/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 216777 m, 5931 m/sec, 634172 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 60/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 3273322 m, 86560 m/sec, 25359937 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 58/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 1870658 m, 44574 m/sec, 13658061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 47/170 8/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 244057 m, 5456 m/sec, 717337 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 65/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 3588181 m, 62971 m/sec, 28430773 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 63/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 2069408 m, 39750 m/sec, 15314927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 52/170 8/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 272414 m, 5671 m/sec, 802952 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 70/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 3939325 m, 70228 m/sec, 31242460 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 68/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 2256786 m, 37475 m/sec, 16963041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 57/170 9/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 301004 m, 5718 m/sec, 889962 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 75/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 4417006 m, 95536 m/sec, 33980327 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 73/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 2466686 m, 41980 m/sec, 18524399 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 62/170 10/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 329271 m, 5653 m/sec, 979542 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 80/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 4573891 m, 31377 m/sec, 36898608 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 78/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 2613794 m, 29421 m/sec, 20117773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 67/170 10/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 355802 m, 5306 m/sec, 1059320 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 85/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 4974949 m, 80211 m/sec, 40130602 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 83/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 2926111 m, 62463 m/sec, 21724339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 72/170 11/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 382297 m, 5299 m/sec, 1137942 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 90/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 5350038 m, 75017 m/sec, 43143384 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 88/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 2952681 m, 5314 m/sec, 23248097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 77/170 12/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 412599 m, 6060 m/sec, 1227985 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 95/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 5645232 m, 59038 m/sec, 46079683 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 93/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 3181341 m, 45732 m/sec, 24713790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 82/170 13/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 438464 m, 5173 m/sec, 1303278 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 100/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 6000974 m, 71148 m/sec, 49071567 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 98/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 3384342 m, 40600 m/sec, 26411353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 87/170 14/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 466201 m, 5547 m/sec, 1384109 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 105/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 6281130 m, 56031 m/sec, 51903757 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 103/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 3594699 m, 42071 m/sec, 28048038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 92/170 15/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 494128 m, 5585 m/sec, 1469075 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 110/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 6640475 m, 71869 m/sec, 54692804 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 108/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 3830479 m, 47156 m/sec, 29628743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 97/170 16/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 522767 m, 5727 m/sec, 1553454 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 115/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 6965336 m, 64972 m/sec, 57249672 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 113/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 3947457 m, 23395 m/sec, 31226880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 102/170 17/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 553178 m, 6082 m/sec, 1644473 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 120/2912 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 7203975 m, 47727 m/sec, 59791955 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 118/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 4190279 m, 48564 m/sec, 32706952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 107/170 18/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 583080 m, 5980 m/sec, 1734842 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 125/2912 2/5 CANInsertWithFailure-PT-040-LTLCardinality-01 7424186 m, 44042 m/sec, 62639639 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 123/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 4334064 m, 28757 m/sec, 34235871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 2 0 0 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 112/170 18/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 610453 m, 5474 m/sec, 1814805 t fired, .
[[35mlola[0m][.] 60 LTL SRCH 130/2912 5/5 CANInsertWithFailure-PT-040-LTLCardinality-01 7834569 m, 82076 m/sec, 65630800 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 128/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 4572962 m, 47779 m/sec, 35800194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 60 (type SRCH) for CANInsertWithFailure-PT-040-LTLCardinality-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 1 0 0 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 117/170 19/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 637697 m, 5448 m/sec, 1891815 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 133/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 4639315 m, 13270 m/sec, 37316777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 3 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 1 0 0 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 122/170 20/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 665753 m, 5611 m/sec, 1973442 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 138/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 4826991 m, 37535 m/sec, 38732976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 1 0 0 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 127/170 21/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 694444 m, 5738 m/sec, 2059188 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 143/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 4927248 m, 20051 m/sec, 40112261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 1 0 0 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 132/170 22/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 725343 m, 6179 m/sec, 2151282 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 148/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 5234037 m, 61357 m/sec, 41521331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 1 0 0 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 137/170 23/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 755932 m, 6117 m/sec, 2241282 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 153/2910 1/5 CANInsertWithFailure-PT-040-LTLCardinality-01 5278509 m, 8894 m/sec, 42969467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 1 0 0 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 142/170 23/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 787777 m, 6369 m/sec, 2336826 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 158/2910 2/5 CANInsertWithFailure-PT-040-LTLCardinality-01 5476430 m, 39584 m/sec, 44421332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 1 0 0 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 147/170 24/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 819949 m, 6434 m/sec, 2433573 t fired, .
[[35mlola[0m][.] 63 LTL SRCH 163/2910 5/5 CANInsertWithFailure-PT-040-LTLCardinality-01 5784070 m, 61528 m/sec, 45849639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 63 (type SRCH) for CANInsertWithFailure-PT-040-LTLCardinality-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 152/170 25/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 851095 m, 6229 m/sec, 2526359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 157/170 26/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 881861 m, 6153 m/sec, 2617260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 162/170 27/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 913074 m, 6242 m/sec, 2710807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 1 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 167/170 28/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 944324 m, 6250 m/sec, 2804715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 56 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 1 0 0 2 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 53 CANInsertWithFailure-PT-040-LTLCardinality-15
[[35mlola[0m][I] time limit : 170 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 53 CANInsertWithFailure-PT-040-LTLCardinality-15
[[35mlola[0m][I] time limit : 2722 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 5/2722 1/5 CANInsertWithFailure-PT-040-LTLCardinality-15 23884 m, -184088 m/sec, 65789 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 5/170 3/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 128149 m, 25629 m/sec, 245823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 10/2722 2/5 CANInsertWithFailure-PT-040-LTLCardinality-15 49473 m, 5117 m/sec, 140099 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 10/160 5/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 205885 m, 15547 m/sec, 511276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 15/2722 3/5 CANInsertWithFailure-PT-040-LTLCardinality-15 76828 m, 5471 m/sec, 217701 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 15/160 6/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 266524 m, 12127 m/sec, 782232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 20/2722 4/5 CANInsertWithFailure-PT-040-LTLCardinality-15 106754 m, 5985 m/sec, 304224 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 20/160 7/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 322433 m, 11181 m/sec, 1053819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 25/2722 4/5 CANInsertWithFailure-PT-040-LTLCardinality-15 133077 m, 5264 m/sec, 382641 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 25/160 8/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 367539 m, 9021 m/sec, 1329114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 56 LTL EXCL 30/2722 5/5 CANInsertWithFailure-PT-040-LTLCardinality-15 156342 m, 4653 m/sec, 455672 t fired, .
[[35mlola[0m][.] 58 LTL EXCL 30/160 8/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 419535 m, 10399 m/sec, 1602906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 56 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 35/160 10/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 478759 m, 11844 m/sec, 1874505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 40/170 10/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 522835 m, 8815 m/sec, 2150376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 45/170 11/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 574273 m, 10287 m/sec, 2425138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 50/170 12/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 634941 m, 12133 m/sec, 2696447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 55/170 13/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 672783 m, 7568 m/sec, 2972927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 60/170 14/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 730801 m, 11603 m/sec, 3243692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 65/170 15/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 768577 m, 7555 m/sec, 3520600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 70/170 16/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 827183 m, 11721 m/sec, 3790919 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 75/170 16/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 883201 m, 11203 m/sec, 4059128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 80/170 17/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 942815 m, 11922 m/sec, 4326005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 85/170 17/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 947599 m, 956 m/sec, 4609059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 90/170 18/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 990455 m, 8571 m/sec, 4885446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 95/170 19/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1047051 m, 11319 m/sec, 5158061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 100/170 20/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1099383 m, 10466 m/sec, 5430446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 105/170 21/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1154883 m, 11100 m/sec, 5700747 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 110/170 22/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1177403 m, 4504 m/sec, 5980628 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 115/170 23/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1228711 m, 10261 m/sec, 6254085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 120/170 23/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1278497 m, 9957 m/sec, 6525700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 125/170 24/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1321196 m, 8539 m/sec, 6799943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 130/170 25/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1375511 m, 10863 m/sec, 7072257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 135/170 26/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1428844 m, 10666 m/sec, 7343878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 140/170 27/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1480041 m, 10239 m/sec, 7615314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 145/170 28/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1503603 m, 4712 m/sec, 7896271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 150/170 28/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1556179 m, 10515 m/sec, 8169075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 155/170 29/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1594073 m, 7578 m/sec, 8445612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 160/170 30/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1649819 m, 11149 m/sec, 8717810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 165/170 31/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1704973 m, 11030 m/sec, 8989736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 170/170 32/2000 CANInsertWithFailure-PT-040-LTLCardinality-15 1752493 m, 9504 m/sec, 9263065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 58 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-15 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 1 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 CANInsertWithFailure-PT-040-LTLCardinality-14
[[35mlola[0m][I] time limit : 169 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 53 CANInsertWithFailure-PT-040-LTLCardinality-15
[[35mlola[0m][I] time limit : 2547 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 5/169 4/5 CANInsertWithFailure-PT-040-LTLCardinality-15 130111 m, -324476 m/sec, 249338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 1 0 2 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 LTL EXCL 10/169 5/5 CANInsertWithFailure-PT-040-LTLCardinality-15 205903 m, 15158 m/sec, 517816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 58 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-15 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-11: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 44 CANInsertWithFailure-PT-040-LTLCardinality-12
[[35mlola[0m][I] time limit : 180 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 41 CANInsertWithFailure-PT-040-LTLCardinality-11
[[35mlola[0m][I] time limit : 194 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 4427
[[35mlola[0m][I] fired transitions : 6770
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 CANInsertWithFailure-PT-040-LTLCardinality-10
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 5/211 4/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 102696 m, 20539 m/sec, 248803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 10/211 6/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 160455 m, 11551 m/sec, 521475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 15/211 7/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 208288 m, 9566 m/sec, 796011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 20/211 9/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 260321 m, 10406 m/sec, 1070205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 25/211 10/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 316171 m, 11170 m/sec, 1342268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 30/211 12/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 363827 m, 9531 m/sec, 1613729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 35/211 13/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 412563 m, 9747 m/sec, 1883658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 40/211 14/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 468686 m, 11224 m/sec, 2147846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 45/211 15/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 490544 m, 4371 m/sec, 2420162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 50/211 17/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 545286 m, 10948 m/sec, 2691202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 55/211 18/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 586651 m, 8273 m/sec, 2960650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 60/211 19/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 632969 m, 9263 m/sec, 3232311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 65/211 21/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 681936 m, 9793 m/sec, 3503219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 70/211 22/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 734888 m, 10590 m/sec, 3771497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 75/211 23/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 769764 m, 6975 m/sec, 4044916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 80/211 25/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 815874 m, 9222 m/sec, 4314626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 85/211 26/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 869912 m, 10807 m/sec, 4581606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 90/211 27/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 905769 m, 7171 m/sec, 4855260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 95/211 28/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 955453 m, 9936 m/sec, 5123223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 100/211 29/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 999542 m, 8817 m/sec, 5393824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 105/211 31/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1053794 m, 10850 m/sec, 5663027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 110/211 32/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1089137 m, 7068 m/sec, 5933918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 115/211 33/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1134567 m, 9086 m/sec, 6203689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 120/211 34/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1182561 m, 9598 m/sec, 6473578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 125/211 35/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1213580 m, 6203 m/sec, 6746755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 130/211 36/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1263768 m, 10037 m/sec, 7012509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 135/211 37/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1313351 m, 9916 m/sec, 7277266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 140/211 39/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1365519 m, 10433 m/sec, 7539731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 145/211 40/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1420248 m, 10945 m/sec, 7801488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 150/211 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1461984 m, 8347 m/sec, 8068866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 155/211 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1464562 m, 515 m/sec, 8344834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 160/211 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1464792 m, 46 m/sec, 8621346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 165/211 43/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1509532 m, 8948 m/sec, 8893401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 170/211 44/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1552373 m, 8568 m/sec, 9165889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 175/211 45/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1598526 m, 9230 m/sec, 9436723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 180/211 46/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1644341 m, 9163 m/sec, 9706988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 185/211 48/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1683620 m, 7855 m/sec, 9979625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 190/211 49/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1726015 m, 8479 m/sec, 10250536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 195/211 50/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1764544 m, 7705 m/sec, 10520855 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 200/211 51/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1806757 m, 8442 m/sec, 10790298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 205/211 52/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1862902 m, 11229 m/sec, 11050649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 39 LTL EXCL 210/211 53/2000 CANInsertWithFailure-PT-040-LTLCardinality-10 1880178 m, 3455 m/sec, 11322116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 39 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 CANInsertWithFailure-PT-040-LTLCardinality-08
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 38 CANInsertWithFailure-PT-040-LTLCardinality-10
[[35mlola[0m][I] time limit : 2317 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 5/210 4/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 98339 m, 19667 m/sec, 227892 t fired, .
[[35mlola[0m][.] 39 LTL EXCL 5/2317 4/5 CANInsertWithFailure-PT-040-LTLCardinality-10 98906 m, -356254 m/sec, 229938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 39 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-10 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 10/210 6/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 155118 m, 11355 m/sec, 492840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 15/210 7/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 202248 m, 9426 m/sec, 759423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 20/210 9/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 253873 m, 10325 m/sec, 1025247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 25/210 10/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 305531 m, 10331 m/sec, 1296863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 30/210 11/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 351958 m, 9285 m/sec, 1567848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 35/210 13/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 403097 m, 10227 m/sec, 1836753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 40/210 14/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 459567 m, 11294 m/sec, 2100966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 45/210 15/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 478628 m, 3812 m/sec, 2363806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 50/210 16/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 533701 m, 11014 m/sec, 2630445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 55/210 18/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 584457 m, 10151 m/sec, 2894583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 60/210 19/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 621067 m, 7322 m/sec, 3164883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 65/210 20/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 668640 m, 9514 m/sec, 3435191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 70/210 22/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 722294 m, 10730 m/sec, 3704937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 75/210 23/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 758420 m, 7225 m/sec, 3978784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 80/210 24/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 803245 m, 8965 m/sec, 4251961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 85/210 26/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 857869 m, 10924 m/sec, 4520551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 90/210 27/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 894630 m, 7352 m/sec, 4793531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 95/210 28/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 941316 m, 9337 m/sec, 5063419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 100/210 29/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 990555 m, 9847 m/sec, 5331920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 105/210 31/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1042751 m, 10439 m/sec, 5601999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 110/210 32/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1079250 m, 7299 m/sec, 5874188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 115/210 33/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1121105 m, 8371 m/sec, 6145459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 120/210 34/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1171725 m, 10124 m/sec, 6414515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 125/210 35/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1208621 m, 7379 m/sec, 6686623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 130/210 36/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1252428 m, 8761 m/sec, 6955187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 135/210 37/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1299183 m, 9351 m/sec, 7220623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 140/210 38/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1350540 m, 10271 m/sec, 7484697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 145/210 40/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1410121 m, 11916 m/sec, 7743860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 150/210 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1452411 m, 8458 m/sec, 8003914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 155/210 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1464481 m, 2414 m/sec, 8274030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 160/210 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1464769 m, 57 m/sec, 8550359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 165/210 42/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1496002 m, 6246 m/sec, 8823256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 170/210 44/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1546564 m, 10112 m/sec, 9094969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 175/210 45/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1584252 m, 7537 m/sec, 9366704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 180/210 46/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1633024 m, 9754 m/sec, 9635705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 185/210 47/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1672103 m, 7815 m/sec, 9904718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 190/210 48/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1712945 m, 8168 m/sec, 10172871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 195/210 50/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1758172 m, 9045 m/sec, 10438840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 200/210 51/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1799583 m, 8282 m/sec, 10708699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 205/210 52/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1849534 m, 9990 m/sec, 10973626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 33 LTL EXCL 210/210 52/2000 CANInsertWithFailure-PT-040-LTLCardinality-08 1864342 m, 2961 m/sec, 11247064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 33 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 CANInsertWithFailure-PT-040-LTLCardinality-07
[[35mlola[0m][I] time limit : 210 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 33 (type EXCL) for 32 CANInsertWithFailure-PT-040-LTLCardinality-08
[[35mlola[0m][I] time limit : 2102 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 5/210 4/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 102576 m, 20515 m/sec, 248193 t fired, .
[[35mlola[0m][.] 33 LTL EXCL 5/2102 4/5 CANInsertWithFailure-PT-040-LTLCardinality-08 99165 m, -353035 m/sec, 231146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 33 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 10/210 6/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 158978 m, 11280 m/sec, 512831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 15/210 7/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 207607 m, 9725 m/sec, 782357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 20/210 9/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 257309 m, 9940 m/sec, 1053043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 25/210 10/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 310874 m, 10713 m/sec, 1320006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 30/210 11/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 356182 m, 9061 m/sec, 1583848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 35/210 13/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 405378 m, 9839 m/sec, 1847359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 40/210 14/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 461175 m, 11159 m/sec, 2108319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 45/210 15/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 482058 m, 4176 m/sec, 2380061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 50/210 17/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 537045 m, 10997 m/sec, 2650848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 55/210 18/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 586450 m, 9881 m/sec, 2918083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 60/210 19/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 625831 m, 7876 m/sec, 3190043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 65/210 21/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 672763 m, 9386 m/sec, 3459286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 70/210 22/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 726865 m, 10820 m/sec, 3726987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 75/210 23/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 762601 m, 7147 m/sec, 4002571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 80/210 24/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 808179 m, 9115 m/sec, 4271446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 85/210 26/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 861627 m, 10689 m/sec, 4536699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 90/210 27/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 897068 m, 7088 m/sec, 4806404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 95/210 28/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 943583 m, 9303 m/sec, 5072834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 100/210 29/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 990566 m, 9396 m/sec, 5339067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 105/210 31/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1043713 m, 10629 m/sec, 5606625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 110/210 32/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1079544 m, 7166 m/sec, 5876906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 115/210 33/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1121190 m, 8329 m/sec, 6145643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 120/210 34/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1171338 m, 10029 m/sec, 6412681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 125/210 35/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1207787 m, 7289 m/sec, 6681488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 130/210 36/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1252361 m, 8914 m/sec, 6945506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 135/210 37/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1295424 m, 8612 m/sec, 7209050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 140/210 38/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1346414 m, 10198 m/sec, 7470187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 145/210 40/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1406569 m, 12031 m/sec, 7727885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 150/210 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1450138 m, 8713 m/sec, 7990783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 155/210 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1464466 m, 2865 m/sec, 8261386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 160/210 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1464744 m, 55 m/sec, 8536793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 165/210 42/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1493485 m, 5748 m/sec, 8808232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 170/210 44/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1543865 m, 10076 m/sec, 9079987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 175/210 44/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1581335 m, 7494 m/sec, 9350802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 180/210 46/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1629854 m, 9703 m/sec, 9618920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 185/210 47/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1668805 m, 7790 m/sec, 9889460 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 190/210 48/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1712935 m, 8826 m/sec, 10159330 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 195/210 50/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1755587 m, 8530 m/sec, 10427549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 200/210 51/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1796876 m, 8257 m/sec, 10695694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 205/210 52/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1846324 m, 9889 m/sec, 10958233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 210/210 52/2000 CANInsertWithFailure-PT-040-LTLCardinality-07 1864340 m, 3603 m/sec, 11229046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 30 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 27 (type EXCL) for 26 CANInsertWithFailure-PT-040-LTLCardinality-06
[[35mlola[0m][I] time limit : 209 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 29 CANInsertWithFailure-PT-040-LTLCardinality-07
[[35mlola[0m][I] time limit : 1887 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 27 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 72
[[35mlola[0m][I] fired transitions : 72
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 30 LTL EXCL 5/209 4/5 CANInsertWithFailure-PT-040-LTLCardinality-07 102944 m, -352279 m/sec, 256608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 30 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 21 (type EXCL) for 20 CANInsertWithFailure-PT-040-LTLCardinality-04
[[35mlola[0m][I] time limit : 234 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 21 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 71
[[35mlola[0m][I] fired transitions : 71
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 CANInsertWithFailure-PT-040-LTLCardinality-03
[[35mlola[0m][I] time limit : 268 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 5/268 4/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 102925 m, 20585 m/sec, 254439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 10/268 6/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 161201 m, 11655 m/sec, 526737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 15/268 7/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 209654 m, 9690 m/sec, 801098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 20/268 9/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 261348 m, 10338 m/sec, 1074076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 25/268 10/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 316693 m, 11069 m/sec, 1344985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 30/268 12/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 364367 m, 9534 m/sec, 1616656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 35/268 13/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 413174 m, 9761 m/sec, 1887236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 40/268 14/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 469268 m, 11218 m/sec, 2150816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 45/268 15/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 492012 m, 4548 m/sec, 2426441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 50/268 17/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 546689 m, 10935 m/sec, 2698074 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 55/268 18/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 586678 m, 7997 m/sec, 2970272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 60/268 19/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 635226 m, 9709 m/sec, 3241845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1783 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 65/268 21/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 684052 m, 9765 m/sec, 3512873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1788 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 70/268 22/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 736472 m, 10484 m/sec, 3781654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1793 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 75/268 24/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 771557 m, 7017 m/sec, 4056474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1798 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 80/268 25/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 817878 m, 9264 m/sec, 4325994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1803 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 85/268 26/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 871431 m, 10710 m/sec, 4591409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1808 secs. Pages in use: 307
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 90/268 27/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 907547 m, 7223 m/sec, 4861214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1813 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 95/268 28/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 956333 m, 9757 m/sec, 5128491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1818 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 100/268 30/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1000915 m, 8916 m/sec, 5398529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1823 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 105/268 31/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1054518 m, 10720 m/sec, 5668126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1828 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 110/268 32/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1089175 m, 6931 m/sec, 5939533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1833 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 115/268 33/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1135645 m, 9294 m/sec, 6209320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1838 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 120/268 34/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1183429 m, 9556 m/sec, 6480386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1843 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 125/268 35/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1215357 m, 6385 m/sec, 6752956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1848 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 130/268 36/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1264922 m, 9913 m/sec, 7018697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1853 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 135/268 38/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1313418 m, 9699 m/sec, 7280703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1858 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 140/268 39/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1365509 m, 10418 m/sec, 7539670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1863 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 145/268 40/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1419846 m, 10867 m/sec, 7798878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1868 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 150/268 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1461235 m, 8277 m/sec, 8062921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1873 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 155/268 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1464553 m, 663 m/sec, 8334996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1878 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 160/268 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1464799 m, 49 m/sec, 8608792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1883 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 165/268 43/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1506472 m, 8334 m/sec, 8878582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1888 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 170/268 44/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1552326 m, 9170 m/sec, 9147998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1893 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 175/268 45/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1594256 m, 8386 m/sec, 9417105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1898 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 180/268 46/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1642689 m, 9686 m/sec, 9686236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1903 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 185/268 47/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1679506 m, 7363 m/sec, 9955710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1908 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 190/268 49/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1721287 m, 8356 m/sec, 10222495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1913 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 195/268 50/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1764149 m, 8572 m/sec, 10488137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1918 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 200/268 51/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1804196 m, 8009 m/sec, 10755244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1923 secs. Pages in use: 372
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 205/268 52/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1857089 m, 10578 m/sec, 11014211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1928 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 210/268 53/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1870178 m, 2617 m/sec, 11283204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1933 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 215/268 54/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1927158 m, 11396 m/sec, 11547364 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1938 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 220/268 55/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 1972446 m, 9057 m/sec, 11813729 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1943 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 225/268 57/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 2021526 m, 9816 m/sec, 12078590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1948 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 230/268 58/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 2070980 m, 9890 m/sec, 12343657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1953 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 235/268 59/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 2123824 m, 10568 m/sec, 12605873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1958 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 240/268 60/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 2143884 m, 4012 m/sec, 12876076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1963 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 245/268 61/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 2194513 m, 10125 m/sec, 13144864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1968 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 250/268 63/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 2248850 m, 10867 m/sec, 13413094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1973 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 255/268 64/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 2284893 m, 7208 m/sec, 13683401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1978 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 260/268 65/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 2327995 m, 8620 m/sec, 13951024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1983 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 18 LTL EXCL 265/268 66/2000 CANInsertWithFailure-PT-040-LTLCardinality-03 2383022 m, 11005 m/sec, 14218700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1988 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 18 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-03 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 2 0 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1993 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 7 CANInsertWithFailure-PT-040-LTLCardinality-01
[[35mlola[0m][I] time limit : 267 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 18 (type EXCL) for 17 CANInsertWithFailure-PT-040-LTLCardinality-03
[[35mlola[0m][I] time limit : 1607 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 5/267 4/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 91150 m, 18230 m/sec, 200522 t fired, .
[[35mlola[0m][.] 18 LTL EXCL 5/1607 4/5 CANInsertWithFailure-PT-040-LTLCardinality-03 90865 m, -458431 m/sec, 199627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1998 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 10/267 5/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 136471 m, 9064 m/sec, 404102 t fired, .
[[35mlola[0m][.] 18 LTL EXCL 10/229 5/5 CANInsertWithFailure-PT-040-LTLCardinality-03 138154 m, 9457 m/sec, 411045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2003 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 18 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-03 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 15/267 6/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 182327 m, 9171 m/sec, 658174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2008 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 20/267 8/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 237240 m, 10982 m/sec, 921521 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2013 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 25/267 9/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 283334 m, 9218 m/sec, 1187451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2018 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 30/267 11/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 330638 m, 9460 m/sec, 1445958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2023 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 35/267 12/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 376441 m, 9160 m/sec, 1708477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2028 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 40/267 13/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 421723 m, 9056 m/sec, 1969349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2033 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 45/267 14/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 473615 m, 10378 m/sec, 2224603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2038 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 50/267 16/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 506217 m, 6520 m/sec, 2490891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2043 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 55/267 17/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 558163 m, 10389 m/sec, 2753884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2048 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 60/267 18/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 593729 m, 7113 m/sec, 3018390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2053 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 65/267 20/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 642630 m, 9780 m/sec, 3283117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2058 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 70/267 21/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 690474 m, 9568 m/sec, 3550686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2063 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 75/267 23/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 740855 m, 10076 m/sec, 3812859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2068 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 80/267 24/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 776694 m, 7167 m/sec, 4079690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2073 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 85/267 25/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 821552 m, 8971 m/sec, 4343468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2078 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 90/267 26/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 873046 m, 10298 m/sec, 4603893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2083 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 95/267 27/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 908610 m, 7112 m/sec, 4867927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2088 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 100/267 28/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 956312 m, 9540 m/sec, 5128366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2093 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 105/267 29/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 998310 m, 8399 m/sec, 5389974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2098 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 110/267 31/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1051860 m, 10710 m/sec, 5649321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2103 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 115/267 32/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1086906 m, 7009 m/sec, 5914963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2108 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 120/267 33/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1129343 m, 8487 m/sec, 6178984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2113 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 125/267 34/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1177384 m, 9608 m/sec, 6442829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2118 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 130/267 35/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1210132 m, 6549 m/sec, 6710770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2123 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 135/267 36/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1253215 m, 8616 m/sec, 6975872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2128 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 140/267 37/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1305349 m, 10426 m/sec, 7237493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2133 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 145/267 38/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1354250 m, 9780 m/sec, 7499083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2138 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 150/267 40/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1412561 m, 11662 m/sec, 7756987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2143 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 155/267 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1455301 m, 8548 m/sec, 8020927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2148 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 160/267 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1464505 m, 1840 m/sec, 8294414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2153 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 165/267 41/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1464775 m, 54 m/sec, 8569845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2158 secs. Pages in use: 560
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 170/267 42/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1499147 m, 6874 m/sec, 8839217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2163 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 175/267 44/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1549189 m, 10008 m/sec, 9109775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2168 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 180/267 45/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1587461 m, 7654 m/sec, 9381574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2173 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 185/267 46/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1636281 m, 9764 m/sec, 9651247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2178 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 190/267 47/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1675598 m, 7863 m/sec, 9923069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2183 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 195/267 48/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1716137 m, 8107 m/sec, 10194184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2188 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 200/267 50/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1761518 m, 9076 m/sec, 10458225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2193 secs. Pages in use: 588
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 205/267 51/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1801211 m, 7938 m/sec, 10718785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2198 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 210/267 52/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1849754 m, 9708 m/sec, 10974447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2203 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 215/267 52/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1864341 m, 2917 m/sec, 11238986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2208 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 220/267 54/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1917306 m, 10593 m/sec, 11499847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2213 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 225/267 55/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 1962901 m, 9119 m/sec, 11760697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2218 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 230/267 56/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 2008708 m, 9161 m/sec, 12021008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2223 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 235/267 58/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 2055894 m, 9437 m/sec, 12281182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2228 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 240/267 59/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 2107561 m, 10333 m/sec, 12546529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2233 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 245/267 60/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 2140590 m, 6605 m/sec, 12809004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2238 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 250/267 61/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 2184626 m, 8807 m/sec, 13079640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2243 secs. Pages in use: 630
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 255/267 62/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 2234894 m, 10053 m/sec, 13344648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2248 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 260/267 63/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 2276165 m, 8254 m/sec, 13608894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2253 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 1 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 12 LTL EXCL 265/267 64/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 2319916 m, 8750 m/sec, 13872099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2258 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 12 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 1 0 0 0 1 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2263 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 7 CANInsertWithFailure-PT-040-LTLCardinality-01
[[35mlola[0m][I] time limit : 267 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 12 (type EXCL) for 7 CANInsertWithFailure-PT-040-LTLCardinality-01
[[35mlola[0m][I] time limit : 1337 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 2 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 5/267 4/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 81504 m, 16300 m/sec, 164389 t fired, .
[[35mlola[0m][.] 12 LTL EXCL 5/1337 4/5 CANInsertWithFailure-PT-040-LTLCardinality-01 81907 m, -447601 m/sec, 165986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2268 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 2 0 0 0 2 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 10/267 5/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 124263 m, 8551 m/sec, 348581 t fired, .
[[35mlola[0m][.] 12 LTL EXCL 10/222 5/5 CANInsertWithFailure-PT-040-LTLCardinality-01 123223 m, 8263 m/sec, 343989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2273 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 12 (type EXCL) for CANInsertWithFailure-PT-040-LTLCardinality-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 15/267 6/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 161097 m, 7366 m/sec, 526084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2278 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 20/267 7/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 197332 m, 7247 m/sec, 738903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2283 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 25/267 8/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 243542 m, 9242 m/sec, 954197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2288 secs. Pages in use: 669
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 30/267 9/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 276392 m, 6570 m/sec, 1157021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2293 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 35/267 10/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 319467 m, 8615 m/sec, 1358402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2298 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 40/267 11/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 352382 m, 6583 m/sec, 1569490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2303 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 45/267 12/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 390084 m, 7540 m/sec, 1773644 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2308 secs. Pages in use: 686
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 50/267 13/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 429847 m, 7952 m/sec, 1991536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2313 secs. Pages in use: 690
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 55/267 14/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 473547 m, 8740 m/sec, 2200639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2318 secs. Pages in use: 694
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 60/267 15/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 488204 m, 2931 m/sec, 2403991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2323 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 65/267 16/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 531355 m, 8630 m/sec, 2619436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2328 secs. Pages in use: 703
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 70/267 18/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 573714 m, 8471 m/sec, 2830705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2333 secs. Pages in use: 708
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 75/267 18/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 600226 m, 5302 m/sec, 3051342 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2338 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 80/267 20/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 640210 m, 7996 m/sec, 3268480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2343 secs. Pages in use: 716
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 85/267 21/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 676901 m, 7338 m/sec, 3480670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2348 secs. Pages in use: 720
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 90/267 22/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 719196 m, 8459 m/sec, 3693358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2353 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 95/267 23/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 748146 m, 5790 m/sec, 3922999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2358 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 100/267 24/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 787452 m, 7861 m/sec, 4132114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2363 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 105/267 25/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 823928 m, 7295 m/sec, 4350398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2368 secs. Pages in use: 736
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 110/267 26/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 867412 m, 8696 m/sec, 4566067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2373 secs. Pages in use: 741
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 115/267 27/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 891447 m, 4807 m/sec, 4777174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2378 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 120/267 28/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 923688 m, 6448 m/sec, 4980753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2383 secs. Pages in use: 748
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-040-LTLCardinality-05: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-12: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-040-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-00: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-01: CONJ 0 0 1 0 0 0 3 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-03: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-07: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-10: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-040-LTLCardinality-15: CONJ 0 0 0 0 2 0 2 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 10 LTL EXCL 125/267 29/2000 CANInsertWithFailure-PT-040-LTLCardinality-01 966564 m, 8575 m/sec, 5207231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2388 secs. Pages in use: 753
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 406 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-040"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CANInsertWithFailure-PT-040, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506500123"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-040.tgz
mv CANInsertWithFailure-PT-040 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;