MCC'2024- Execution of r071-tall-171620506500108

About the Execution of LoLA for CANInsertWithFailure-PT-020

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
15783.247	3600000.00	3740760.00	9822.30	??FFF????F?F?F?F	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506500108.qcow2',
Waiting for the VM to be ready (probing ssh)
............................................................................
======================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CANInsertWithFailure-PT-020, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506500108
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.1M
-rw-r--r-- 1 mcc users 8.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.7K May 19 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 15:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K May 19 07:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 17:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 21K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 172K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 12 08:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 12 08:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K May 19 07:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K May 19 15:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 2.6M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-00
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-01
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-02
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-03
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-04
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-05
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-06
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-07
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-08
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-09
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-10
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-11
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-12
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-13
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-14
FORMULA_NAME CANInsertWithFailure-PT-020-LTLFireability-15

=== Now, execution of the tool begins

BK_START 1717014634158

FORMULA CANInsertWithFailure-PT-020-LTLFireability-03 FALSE TECHNIQUES
FORMULA CANInsertWithFailure-PT-020-LTLFireability-04 FALSE
FORMULA CANInsertWithFailure-PT-020-LTLFireability-13 FALSE
FORMULA CANInsertWithFailure-PT-020-LTLFireability-09 FALSE
FORMULA CANInsertWithFailure-PT-020-LTLFireability-15 FALSE
FORMULA CANInsertWithFailure-PT-020-LTLFireability-02 FALSE
FORMULA CANInsertWithFailure-PT-020-LTLFireability-11 FALSE

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timeli
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireabili
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 96 (type SKEL/SRCH) for 20 CANInsertWithF
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 13 CANInsertWithFailur
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 23 (type CNST) for 20 CANInsertWithFailur
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for CANInsertWithFailure
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 23 (type CNST) for CANInsertWithFailure
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 96 (type SRCH) for CANInsertWithFailure
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 99 (type SKEL/FNDP) for 10 CANInsertWithF
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 100 (type SKEL/EQUN) for 10 CANInsertWith
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 101 (type SKEL/SRCH) for 10 CANInsertWith
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 99 (type SKEL/FNDP) for CANInsertWithFa
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 100 (type EQUN) for CANInsertWithFailur
[[35mlola[0m][W] CANCELED task # 101 (type SRCH) for CANInsertWithFailur
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 104 (type SKEL/FNDP) for 43 CANInsertWith
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 105 (type SKEL/EQUN) for 43 CANInsertWith
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 106 (type SKEL/SRCH) for 43 CANInsertWith
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 106 (type SKEL/SRCH) for CANInsertWithF
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 104 (type FNDP) for CANInsertWithFailur
[[35mlola[0m][W] CANCELED task # 105 (type EQUN) for CANInsertWithFailur
[[35mlola[0m][I] FINISHED task # 104 (type SKEL/FNDP) for CANInsertWithF
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[*** LOG ERROR #0001 ***] [2024-05-29 20:30:37] [status_logger] string
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 107 (type SKEL/SRCH) for 58 CANInsertWith
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 110 (type SKEL/FNDP) for 69 CANInsertWith
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 111 (type SKEL/EQUN) for 69 CANInsertWith
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 112 (type SKEL/SRCH) for 69 CANInsertWith
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 112 (type SKEL/SRCH) for CANInsertWithF
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 110 (type FNDP) for CANInsertWithFailur
[[35mlola[0m][W] CANCELED task # 111 (type EQUN) for CANInsertWithFailur
[[35mlola[0m][I] LAUNCH task # 82 (type EXCL) for 79 CANInsertWithFailur
[[35mlola[0m][I] time limit : 112 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 82 (type EXCL) for CANInsertWithFailure
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 30
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 110 (type SKEL/FNDP) for CANInsertWithF
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 43 CANInsertWithFailur
[[35mlola[0m][I] time limit : 156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 114 (type FNDP) for 10 CANInsertWithFailu
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 115 (type EQUN) for 10 CANInsertWithFailu
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for CANInsertWithFailure
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 94 (type EXCL) for 93 CANInsertWithFailur
[[35mlola[0m][I] time limit : 189 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 94 (type EXCL) for CANInsertWithFailure
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 51
[[35mlola[0m][I] fired transitions : 52
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 58 CANInsertWithFailur
[[35mlola[0m][I] time limit : 211 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 111 (type SKEL/EQUN) for CANInsertWithF
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 114 (type FNDP) for CANInsertWithFailur
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 115 (type EQUN) for CANInsertWithFailur
[[35mlola[0m][I] LAUNCH task # 125 (type EQUN) for 58 CANInsertWithFailu
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 134 (type EQUN) for 58 CANInsertWithFailu
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 134 (type EQUN) for CANInsertWithFailur
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 136 (type FNDP) for 69 CANInsertWithFailu
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 125 (type EQUN) for CANInsertWithFailur
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 137 (type EQUN) for 69 CANInsertWithFailu
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 136 (type FNDP) for CANInsertWithFailur
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 137 (type EQUN) for CANInsertWithFailur
[[35mlola[0m][I] FINISHED task # 137 (type EQUN) for CANInsertWithFailur
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 115 (type EQUN) for CANInsertWithFailur
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 3/276 2/2000
[[35mlola[0m][.] 107 LTL SRCH 3/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 8 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 8/276 3/2000
[[35mlola[0m][.] 107 LTL SRCH 8/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 13 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 105 (type SKEL/EQUN) for CANInsertWithF
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 13/276 5/2000
[[35mlola[0m][.] 107 LTL SRCH 13/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 18 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 18/276 7/2000
[[35mlola[0m][.] 107 LTL SRCH 18/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 23 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 100 (type SKEL/EQUN) for CANInsertWithF
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 23/276 8/2000
[[35mlola[0m][.] 107 LTL SRCH 23/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 28 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 28/276 10/2000
[[35mlola[0m][.] 107 LTL SRCH 28/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 33 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 33/276 12/2000
[[35mlola[0m][.] 107 LTL SRCH 33/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 38 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 38/276 13/2000
[[35mlola[0m][.] 107 LTL SRCH 38/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 43 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 43/276 15/2000
[[35mlola[0m][.] 107 LTL SRCH 43/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 48 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 48/276 16/2000
[[35mlola[0m][.] 107 LTL SRCH 48/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 53 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 53/276 18/2000
[[35mlola[0m][.] 107 LTL SRCH 53/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 58 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 58/276 19/2000
[[35mlola[0m][.] 107 LTL SRCH 58/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 63 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 63/276 21/2000
[[35mlola[0m][.] 107 LTL SRCH 63/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 68 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 68/276 22/2000
[[35mlola[0m][.] 107 LTL SRCH 68/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 73 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 73/276 23/2000
[[35mlola[0m][.] 107 LTL SRCH 73/3595 1/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 78 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 78/276 25/2000
[[35mlola[0m][.] 107 LTL SRCH 78/3595 2/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 83 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 83/276 26/2000
[[35mlola[0m][.] 107 LTL SRCH 83/3595 5/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 88 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 107 (type SRCH) for CANInsertWithFailur
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 88/276 27/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 93 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 93/276 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 98 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 98/276 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 103 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 103/276 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 108 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 108/276 32/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 113 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 113/276 33/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 118 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 118/276 34/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 123 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 123/276 35/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 128 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 128/276 37/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 133 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 133/276 38/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 138 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 138/276 39/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 143 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 143/276 40/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 148 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 148/276 40/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 153 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 153/276 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 158 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 158/276 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 163 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 163/276 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 168 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 168/276 42/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 173 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 173/276 43/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 178 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 178/276 45/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 183 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 183/276 46/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 188 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 188/276 48/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 193 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 193/276 49/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 198 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 198/276 51/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 203 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 203/276 52/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 208 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 208/276 53/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 213 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 213/276 55/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 218 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 218/276 56/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 223 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 223/276 57/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 228 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 228/276 58/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 233 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 233/276 60/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 238 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 238/276 61/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 243 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 243/276 62/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 248 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 248/276 63/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 253 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 253/276 64/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 258 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 258/276 65/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 263 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 263/276 66/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 268 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 268/276 67/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 273 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 273/276 68/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 278 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 65 (type EXCL) for CANInsertWithFailure
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 283 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 91 (type EXCL) for 90 CANInsertWithFailur
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EXCL) for 58 CANInsertWithFailur
[[35mlola[0m][I] time limit : 3317 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 91 (type EXCL) for CANInsertWithFailure
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 5/276 3/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 288 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 65 LTL EXCL 10/276 5/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 293 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 65 (type EXCL) for CANInsertWithFailure
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 298 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 36 CANInsertWithFailur
[[35mlola[0m][I] time limit : 300 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for CANInsertWithFailure
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 CANInsertWithFailur
[[35mlola[0m][I] time limit : 366 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for CANInsertWithFailure
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 41
[[35mlola[0m][I] fired transitions : 40
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 CANInsertWithFailur
[[35mlola[0m][I] time limit : 412 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for CANInsertWithFailure
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 CANInsertWithFailure-
[[35mlola[0m][I] time limit : 471 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 5/471 3/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 303 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 10/471 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 308 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 15/471 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 313 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 20/471 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 318 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 25/471 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 323 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 30/471 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 328 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 35/471 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 333 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 40/471 15/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 338 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 45/471 16/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 343 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 50/471 18/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 348 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 55/471 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 353 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 60/471 21/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 358 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 65/471 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 363 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 70/471 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 368 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 75/471 25/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 373 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 80/471 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 378 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 85/471 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 383 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 90/471 29/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 388 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 95/471 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 393 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 100/471 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 398 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 105/471 32/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 403 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 110/471 33/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 408 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 115/471 35/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 413 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 120/471 36/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 418 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 125/471 37/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 423 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 130/471 38/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 428 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 135/471 39/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 433 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 140/471 40/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 438 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 145/471 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 443 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 150/471 42/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 448 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 155/471 42/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 453 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 160/471 42/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 458 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 165/471 43/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 463 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 170/471 44/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 468 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 175/471 46/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 473 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 180/471 47/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 478 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 185/471 49/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 483 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 190/471 50/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 488 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 195/471 52/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 493 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 200/471 53/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 498 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 205/471 55/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 503 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 210/471 56/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 508 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 215/471 57/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 513 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 220/471 58/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 518 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 225/471 60/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 523 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 230/471 61/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 528 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 235/471 62/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 533 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 240/471 63/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 538 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 245/471 64/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 543 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 250/471 65/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 548 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 255/471 66/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 553 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 260/471 67/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 558 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 265/471 68/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 563 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 270/471 69/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 568 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 275/471 70/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 573 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 280/471 71/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 578 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 285/471 72/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 583 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 290/471 73/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 588 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 295/471 73/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 593 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 300/471 73/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 598 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 305/471 75/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 603 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 310/471 77/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 608 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 315/471 78/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 613 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 320/471 80/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 618 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 325/471 82/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 623 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 330/471 83/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 628 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 335/471 85/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 633 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 340/471 86/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 638 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 345/471 88/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 643 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 350/471 89/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 648 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 355/471 91/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 653 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 360/471 92/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 658 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 365/471 93/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 663 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 370/471 95/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 668 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 375/471 96/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 673 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 380/471 97/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 678 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 385/471 99/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 683 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 390/471 100/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 688 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 395/471 101/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 693 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 400/471 103/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 698 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 405/471 104/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 703 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 410/471 105/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 708 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 415/471 106/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 713 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 420/471 107/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 718 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 425/471 108/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 723 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 430/471 109/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 728 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 435/471 110/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 733 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 440/471 111/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 738 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 445/471 112/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 743 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 450/471 112/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 748 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 455/471 112/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 753 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 460/471 112/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 758 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 465/471 114/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 763 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 8 LTL EXCL 470/471 115/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 768 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 8 (type EXCL) for CANInsertWithFailure-
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 773 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 CANInsertWithFailure-
[[35mlola[0m][I] time limit : 471 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 8 (type EXCL) for 3 CANInsertWithFailure-
[[35mlola[0m][I] time limit : 2827 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for CANInsertWithFailure-
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 49
[[35mlola[0m][I] fired transitions : 49
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 8 (type EXCL) for CANInsertWithFailure-
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CANInsertWithFailure-
[[35mlola[0m][I] time limit : 565 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 5/565 3/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 778 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 10/565 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 783 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 15/565 6/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 788 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 20/565 8/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 793 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 25/565 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 798 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 30/565 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 803 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 35/565 13/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 808 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 40/565 15/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 813 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 45/565 16/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 818 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 50/565 18/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 823 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 55/565 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 828 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 60/565 21/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 833 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 65/565 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 838 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 70/565 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 843 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 75/565 25/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 848 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 80/565 26/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 853 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 85/565 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 858 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 90/565 29/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 863 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 95/565 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 868 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 100/565 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 873 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 105/565 32/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 878 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 110/565 33/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 883 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 115/565 35/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 888 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 120/565 36/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 893 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 125/565 37/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 898 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 130/565 38/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 903 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 135/565 39/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 908 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 140/565 40/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 913 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 145/565 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 918 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 150/565 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 923 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 155/565 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 928 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 160/565 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 933 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 165/565 43/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 938 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 170/565 44/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 943 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 175/565 46/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 948 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 180/565 47/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 953 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 185/565 49/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 958 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 190/565 50/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 963 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 195/565 52/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 968 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 200/565 53/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 973 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 205/565 55/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 978 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 210/565 56/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 983 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 215/565 57/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 988 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 220/565 58/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 993 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 225/565 59/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 998 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 230/565 61/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1003 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 235/565 62/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1008 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 240/565 63/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1013 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 245/565 64/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1018 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 250/565 65/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1023 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 255/565 66/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1028 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 260/565 67/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1033 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 265/565 68/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1038 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 270/565 69/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1043 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 275/565 70/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1048 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 280/565 71/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1053 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 285/565 72/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1058 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 290/565 73/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1063 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 295/565 73/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1068 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 300/565 73/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1073 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 305/565 75/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1078 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 310/565 76/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1083 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 315/565 78/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1088 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 320/565 80/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1093 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 325/565 81/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1098 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 330/565 83/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1103 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 335/565 84/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1108 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 340/565 86/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1113 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 345/565 87/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1118 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 350/565 89/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1123 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 355/565 90/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 360/565 92/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1133 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 365/565 93/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1138 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 370/565 94/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1143 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 375/565 96/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1148 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 380/565 97/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1153 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 385/565 98/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1158 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 390/565 100/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1163 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 395/565 101/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1168 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 400/565 102/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1173 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 405/565 103/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1178 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 410/565 104/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1183 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 415/565 106/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1188 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 420/565 107/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1193 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 425/565 108/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1198 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 430/565 109/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1203 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 435/565 110/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1208 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 440/565 111/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1213 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 445/565 111/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1218 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 450/565 112/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1223 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 455/565 112/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1228 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 460/565 112/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1233 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 465/565 113/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1238 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 470/565 115/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1243 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 475/565 116/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1248 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 480/565 117/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1253 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 485/565 119/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1258 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 490/565 120/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1263 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 495/565 121/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1268 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 500/565 122/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1273 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 505/565 124/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1278 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 510/565 125/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1283 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 515/565 126/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1288 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 520/565 127/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1293 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 525/565 128/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1298 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 530/565 129/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1303 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 535/565 130/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1308 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 540/565 131/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1313 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 545/565 133/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1318 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 550/565 134/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1323 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 555/565 135/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1328 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 560/565 136/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1333 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 565/565 137/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1338 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for CANInsertWithFailure-
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1343 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 131 (type EXCL) for 58 CANInsertWithFailu
[[35mlola[0m][I] time limit : 564 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 CANInsertWithFailure-
[[35mlola[0m][I] time limit : 2257 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 131 (type EXCL) for CANInsertWithFailur
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 5/564 3/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1348 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 1 LTL EXCL 10/564 4/5
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1353 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for CANInsertWithFailure-
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1358 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 122 (type EXCL) for 58 CANInsertWithFailu
[[35mlola[0m][I] time limit : 747 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 122 (type EXCL) for CANInsertWithFailur
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 CANInsertWithFailur
[[35mlola[0m][I] time limit : 1121 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for CANInsertWithFailure
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3683
[[35mlola[0m][I] fired transitions : 17217
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 77 (type EXCL) for 76 CANInsertWithFailur
[[35mlola[0m][I] time limit : 2242 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 5/2242 2/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1363 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 10/2242 4/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1368 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 15/2242 5/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1373 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 20/2242 7/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1378 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 25/2242 9/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1383 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 30/2242 10/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1388 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 35/2242 12/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1393 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 40/2242 14/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1398 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 45/2242 15/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1403 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 50/2242 17/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1408 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 55/2242 19/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1413 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 60/2242 20/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1418 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 65/2242 22/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1423 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 70/2242 23/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1428 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 75/2242 25/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1433 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 80/2242 27/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1438 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 85/2242 28/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1443 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 90/2242 30/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1448 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 95/2242 31/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1453 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 100/2242 33/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1458 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 105/2242 35/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1463 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 110/2242 36/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1468 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 115/2242 38/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1473 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 120/2242 39/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1478 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 125/2242 41/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1483 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 130/2242 42/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1488 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 135/2242 44/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1493 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 140/2242 45/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1498 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 145/2242 47/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1503 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 150/2242 48/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1508 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 155/2242 50/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1513 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 160/2242 51/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1518 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 165/2242 53/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1523 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 170/2242 55/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1528 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 175/2242 56/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1533 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 180/2242 58/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1538 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 185/2242 60/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1543 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 190/2242 61/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1548 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 195/2242 63/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1553 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 200/2242 65/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1558 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 205/2242 66/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1563 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 210/2242 68/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1568 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 215/2242 70/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1573 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 220/2242 71/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1578 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 225/2242 73/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1583 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 230/2242 74/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1588 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 235/2242 76/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1593 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 240/2242 78/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1598 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 245/2242 79/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1603 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 250/2242 81/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1608 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 255/2242 83/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1613 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 260/2242 85/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1618 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 265/2242 87/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1623 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 270/2242 88/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1628 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 275/2242 90/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1633 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 280/2242 92/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1638 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 285/2242 94/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1643 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 290/2242 95/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1648 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 295/2242 97/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1653 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 300/2242 99/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1658 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 305/2242 101/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1663 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 310/2242 102/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1668 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 315/2242 104/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1673 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 320/2242 106/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1678 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 325/2242 107/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1683 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 330/2242 109/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1688 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 335/2242 111/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1693 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 340/2242 112/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1698 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 345/2242 114/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1703 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 350/2242 115/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1708 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 355/2242 117/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1713 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 360/2242 118/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1718 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 365/2242 120/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1723 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 370/2242 122/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1728 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 375/2242 123/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1733 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 380/2242 125/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1738 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 385/2242 126/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1743 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 390/2242 128/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1748 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 395/2242 130/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1753 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 400/2242 131/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1758 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 405/2242 133/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1763 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 410/2242 135/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1768 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 415/2242 136/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1773 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-00:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-10:
[[35mlola[0m][.] CANInsertWithFailure-PT-020-LTLFireability-12:
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
[[35mlola[0m][.] 77 LTL EXCL 420/2242 138/2000
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1778 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-01:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-02:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-03:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-04:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-05:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-06:
[[35mlola[0m][.] [1m[32mCANInsertWithFailure-PT-020-LTLFireability-07:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-08:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-09:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-11:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-13:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-14:
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-LTLFireability-15:
[[35mlola[0m][.]

========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 ..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... =============== COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT mit[0m) default[0m ty.xml[0m ailure-PT-020-LTLFireability-04 e-PT-020-LTLFireability-03 e-PT-020-LTLFireability-04 -PT-020-LTLFireability-03 -PT-020-LTLFireability-04 -PT-020-LTLFireability-04 (obsolete) ailure-PT-020-LTLFireability-02 Failure-PT-020-LTLFireability-02 Failure-PT-020-LTLFireability-02 ilure-PT-020-LTLFireability-02 e-PT-020-LTLFireability-02 (obsolete) e-PT-020-LTLFireability-02 (obsolete) Failure-PT-020-LTLFireability-09 Failure-PT-020-LTLFireability-09 Failure-PT-020-LTLFireability-09 ailure-PT-020-LTLFireability-09 e-PT-020-LTLFireability-09 (obsolete) e-PT-020-LTLFireability-09 (obsolete) ailure-PT-020-LTLFireability-09 pointer is null Failure-PT-020-LTLFireability-10 Failure-PT-020-LTLFireability-11 Failure-PT-020-LTLFireability-11 Failure-PT-020-LTLFireability-11 ailure-PT-020-LTLFireability-11 e-PT-020-LTLFireability-11 (obsolete) e-PT-020-LTLFireability-11 (obsolete) e-PT-020-LTLFireability-13 -PT-020-LTLFireability-13 ailure-PT-020-LTLFireability-11 e-PT-020-LTLFireability-09 re-PT-020-LTLFireability-02 re-PT-020-LTLFireability-02 -PT-020-LTLFireability-09 e-PT-020-LTLFireability-15 -PT-020-LTLFireability-15 e-PT-020-LTLFireability-10 ailure-PT-020-LTLFireability-11 e-PT-020-LTLFireability-02 e-PT-020-LTLFireability-02 (obsolete) re-PT-020-LTLFireability-10 re-PT-020-LTLFireability-10 e-PT-020-LTLFireability-10 re-PT-020-LTLFireability-11 e-PT-020-LTLFireability-10 re-PT-020-LTLFireability-11 e-PT-020-LTLFireability-11 e-PT-020-LTLFireability-11 (obsolete) e-PT-020-LTLFireability-11 e-PT-020-LTLFireability-02 VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 78998 m, 15799 m/sec, 346905 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 345303 m, 69060 m/sec, 2095544 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 206259 m, 25452 m/sec, 1180332 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 993851 m, 129709 m/sec, 6787758 t fired, . ailure-PT-020-LTLFireability-09 VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 362851 m, 31318 m/sec, 2018576 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 1556680 m, 112565 m/sec, 11022243 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 490531 m, 25536 m/sec, 2844281 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 2068999 m, 102463 m/sec, 15086923 t fired, . ailure-PT-020-LTLFireability-02 VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 627083 m, 27310 m/sec, 3673553 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 2616661 m, 109532 m/sec, 19495634 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 765109 m, 27605 m/sec, 4519020 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 3083952 m, 93458 m/sec, 23398548 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 905384 m, 28055 m/sec, 5367478 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 3528547 m, 88919 m/sec, 26835325 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 1035786 m, 26080 m/sec, 6194545 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 3939694 m, 82229 m/sec, 30781097 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 1173388 m, 27520 m/sec, 7022853 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 4365097 m, 85080 m/sec, 34177870 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 1301557 m, 25633 m/sec, 7852307 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 4758407 m, 78662 m/sec, 37938862 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 1427890 m, 25266 m/sec, 8657195 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 5303498 m, 109018 m/sec, 42187341 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 1552469 m, 24915 m/sec, 9457737 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 5838564 m, 107013 m/sec, 46466858 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 1668444 m, 23195 m/sec, 10246785 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 6314945 m, 95276 m/sec, 50297900 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 1784254 m, 23162 m/sec, 11035552 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 6669598 m, 70930 m/sec, 53739827 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 1894788 m, 22106 m/sec, 11807725 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 7191929 m, 104466 m/sec, 57560775 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 2009921 m, 23026 m/sec, 12600335 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 7489835 m, 59581 m/sec, 60742667 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 2 0 4 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 2124493 m, 22914 m/sec, 13395796 t fired, . CANInsertWithFailure-PT-020-LTLFireability-10 7900937 m, 82220 m/sec, 64461874 t fired, . e-PT-020-LTLFireability-10 (memory limit exceeded) VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 2240828 m, 23267 m/sec, 14183635 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 2346460 m, 21126 m/sec, 14961990 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 2461148 m, 22937 m/sec, 15733552 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 2573972 m, 22564 m/sec, 16514918 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 2680674 m, 21340 m/sec, 17303217 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 2790322 m, 21929 m/sec, 18068158 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 2891157 m, 20167 m/sec, 18852065 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 2995236 m, 20815 m/sec, 19616422 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3099586 m, 20870 m/sec, 20389113 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3196872 m, 19457 m/sec, 21130674 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3293202 m, 19266 m/sec, 21871562 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3380767 m, 17513 m/sec, 22632939 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3456106 m, 15067 m/sec, 23427865 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3522109 m, 13200 m/sec, 24214955 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3543264 m, 4231 m/sec, 24980905 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3544287 m, 204 m/sec, 25716290 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3561361 m, 3414 m/sec, 26469794 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3685834 m, 24894 m/sec, 27297220 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3814727 m, 25778 m/sec, 28148416 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 3928662 m, 22787 m/sec, 28993087 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 4052578 m, 24783 m/sec, 29812244 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 4161883 m, 21861 m/sec, 30627225 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 4281173 m, 23858 m/sec, 31433073 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 4401917 m, 24148 m/sec, 32274523 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 4514764 m, 22569 m/sec, 33105721 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 4628482 m, 22743 m/sec, 33926875 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 4737854 m, 21874 m/sec, 34769790 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 4840052 m, 20439 m/sec, 35574388 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 4952334 m, 22456 m/sec, 36407999 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 5057479 m, 21029 m/sec, 37206591 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 5160743 m, 20652 m/sec, 37997429 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 5255451 m, 18941 m/sec, 38781459 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 5359833 m, 20876 m/sec, 39594020 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 5465556 m, 21144 m/sec, 40401400 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 5568525 m, 20593 m/sec, 41175201 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 5665555 m, 19406 m/sec, 41964474 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 5760080 m, 18905 m/sec, 42758279 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 5857819 m, 19547 m/sec, 43549777 t fired, . -PT-020-LTLFireability-10 (local timeout) VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 0 0 4 1 1 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m e-PT-020-LTLFireability-14 e-PT-020-LTLFireability-10 -PT-020-LTLFireability-14 VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 163700 m, -1138823 m/sec, 879257 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 1 0 4 0 1 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-10 316655 m, 30591 m/sec, 1762470 t fired, . -PT-020-LTLFireability-10 (memory limit exceeded) VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 2 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m e-PT-020-LTLFireability-08 -PT-020-LTLFireability-08 e-PT-020-LTLFireability-07 -PT-020-LTLFireability-07 e-PT-020-LTLFireability-05 -PT-020-LTLFireability-05 PT-020-LTLFireability-01 VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 164242 m, 32848 m/sec, 882748 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 316955 m, 30542 m/sec, 1764597 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 447017 m, 26012 m/sec, 2630105 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 596564 m, 29909 m/sec, 3489350 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 736595 m, 28006 m/sec, 4334976 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 882836 m, 29248 m/sec, 5187142 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 1013503 m, 26133 m/sec, 6025698 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 1142938 m, 25887 m/sec, 6860630 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 1283688 m, 28150 m/sec, 7720623 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 1413206 m, 25903 m/sec, 8555441 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 1541122 m, 25583 m/sec, 9396474 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 1662712 m, 24318 m/sec, 10215941 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 1785733 m, 24604 m/sec, 11042791 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 1904360 m, 23725 m/sec, 11852942 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 2026007 m, 24329 m/sec, 12681769 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 2146061 m, 24010 m/sec, 13509797 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 2261386 m, 23065 m/sec, 14317942 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 2371840 m, 22090 m/sec, 15107025 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 2481267 m, 21885 m/sec, 15904997 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 2596423 m, 23031 m/sec, 16697308 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 2704493 m, 21614 m/sec, 17475637 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 2812057 m, 21512 m/sec, 18265745 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 2922476 m, 22083 m/sec, 19053159 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3024801 m, 20465 m/sec, 19837937 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3133054 m, 21650 m/sec, 20648262 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3233409 m, 20071 m/sec, 21412271 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3332669 m, 19852 m/sec, 22185387 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3414616 m, 16389 m/sec, 22988762 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3490998 m, 15276 m/sec, 23811943 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3542636 m, 10327 m/sec, 24631282 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3543930 m, 258 m/sec, 25412707 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3544636 m, 141 m/sec, 26181504 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3645474 m, 20167 m/sec, 27032240 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3770096 m, 24924 m/sec, 27902131 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 3900070 m, 25994 m/sec, 28767921 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 4016132 m, 23212 m/sec, 29612385 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 4140969 m, 24967 m/sec, 30449767 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 4251626 m, 22131 m/sec, 31267893 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 4380906 m, 25856 m/sec, 32119161 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 4498585 m, 23535 m/sec, 32960513 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 4609664 m, 22215 m/sec, 33805927 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 4721210 m, 22309 m/sec, 34640474 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 4828104 m, 21378 m/sec, 35449041 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 4934616 m, 21302 m/sec, 36270869 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 5035297 m, 20136 m/sec, 37072789 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 5140036 m, 20947 m/sec, 37866305 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 5241641 m, 20321 m/sec, 38644591 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 5343918 m, 20455 m/sec, 39438841 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 5445834 m, 20383 m/sec, 40255200 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 5546771 m, 20187 m/sec, 41035812 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 5642949 m, 19235 m/sec, 41807659 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 5741488 m, 19707 m/sec, 42603151 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 5841591 m, 20020 m/sec, 43385085 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 5936506 m, 18983 m/sec, 44174568 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6026304 m, 17959 m/sec, 44958156 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6116045 m, 17948 m/sec, 45739574 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6187858 m, 14362 m/sec, 46548485 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6253244 m, 13077 m/sec, 47372550 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6256654 m, 682 m/sec, 48163665 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6257376 m, 144 m/sec, 48936582 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6396423 m, 27809 m/sec, 49789431 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6538078 m, 28331 m/sec, 50636140 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6684170 m, 29218 m/sec, 51473416 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6820233 m, 27212 m/sec, 52308221 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 6951707 m, 26294 m/sec, 53144178 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 7091071 m, 27872 m/sec, 53961785 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 7225146 m, 26815 m/sec, 54778090 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 7349483 m, 24867 m/sec, 55610729 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 7473266 m, 24756 m/sec, 56420215 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 7598001 m, 24947 m/sec, 57252088 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 7716324 m, 23664 m/sec, 58055376 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 7834644 m, 23664 m/sec, 58848737 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 7948173 m, 22705 m/sec, 59647634 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 8070172 m, 24399 m/sec, 60473092 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 8188555 m, 23676 m/sec, 61286904 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 8298219 m, 21932 m/sec, 62056097 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 8413381 m, 23032 m/sec, 62820869 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 8524576 m, 22239 m/sec, 63620184 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 8637078 m, 22500 m/sec, 64410880 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 8741176 m, 20819 m/sec, 65163069 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 8848423 m, 21449 m/sec, 65918895 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 8952693 m, 20854 m/sec, 66672722 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9056172 m, 20695 m/sec, 67437168 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9156675 m, 20100 m/sec, 68198286 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9253469 m, 19358 m/sec, 68931804 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9350945 m, 19495 m/sec, 69687161 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9436950 m, 17201 m/sec, 70460951 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9513847 m, 15379 m/sec, 71251555 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9584022 m, 14035 m/sec, 72039998 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9609579 m, 5111 m/sec, 72829871 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9611145 m, 313 m/sec, 73577565 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9622716 m, 2314 m/sec, 74344838 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9748283 m, 25113 m/sec, 75180691 t fired, . VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 1 0 2 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-01 9870461 m, 24435 m/sec, 75997045 t fired, . PT-020-LTLFireability-01 (local timeout) VALUE PRODUCED BY[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 2 1 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m PT-020-LTLFireability-01 PT-020-LTLFireability-01 PT-020-LTLFireability-01 PT-020-LTLFireability-01 (obsolete) PT-020-LTLFireability-00 VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 164610 m, 32922 m/sec, 884898 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 317977 m, 30673 m/sec, 1768689 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 447026 m, 25809 m/sec, 2633018 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 596612 m, 29917 m/sec, 3495755 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 737763 m, 28230 m/sec, 4344104 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 884165 m, 29280 m/sec, 5197323 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 1014966 m, 26160 m/sec, 6033911 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 1144936 m, 25994 m/sec, 6870885 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 1284635 m, 27939 m/sec, 7728126 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 1414530 m, 25979 m/sec, 8563317 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 1542706 m, 25635 m/sec, 9404363 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 1664759 m, 24410 m/sec, 10227295 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 1788527 m, 24753 m/sec, 11057188 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 1907828 m, 23860 m/sec, 11870646 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 2029865 m, 24407 m/sec, 12704276 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 2150513 m, 24129 m/sec, 13535466 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 2266082 m, 23113 m/sec, 14349551 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 2377598 m, 22303 m/sec, 15141052 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 2487537 m, 21987 m/sec, 15943973 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 2601938 m, 22880 m/sec, 16737074 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 2710557 m, 21723 m/sec, 17520359 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 2818538 m, 21596 m/sec, 18317822 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 2930498 m, 22392 m/sec, 19107889 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3034585 m, 20817 m/sec, 19897495 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3141343 m, 21351 m/sec, 20711130 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3241717 m, 20074 m/sec, 21476639 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3341108 m, 19878 m/sec, 22256761 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3421986 m, 16175 m/sec, 23065740 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3497997 m, 15202 m/sec, 23892784 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3542870 m, 8974 m/sec, 24710484 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3544090 m, 244 m/sec, 25491700 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3544675 m, 117 m/sec, 26260158 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3658720 m, 22809 m/sec, 27113807 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3784895 m, 25235 m/sec, 27977909 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 3907185 m, 24458 m/sec, 28836517 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 4027117 m, 23986 m/sec, 29671492 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 4146174 m, 23811 m/sec, 30501141 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 4260922 m, 22949 m/sec, 31313786 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 4387291 m, 25273 m/sec, 32158895 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 4500831 m, 22708 m/sec, 32994955 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 4613753 m, 22584 m/sec, 33831405 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 4724475 m, 22144 m/sec, 34661486 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 4829848 m, 21074 m/sec, 35460838 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 4935073 m, 21045 m/sec, 36280470 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 5036498 m, 20285 m/sec, 37079529 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 5140978 m, 20896 m/sec, 37870511 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 5242500 m, 20304 m/sec, 38650582 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 5346458 m, 20791 m/sec, 39455231 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 5448502 m, 20408 m/sec, 40274737 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 5550338 m, 20367 m/sec, 41061106 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 5647220 m, 19376 m/sec, 41841829 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 5745841 m, 19724 m/sec, 42639677 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 5847258 m, 20283 m/sec, 43429789 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 5942264 m, 19001 m/sec, 44214472 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6031377 m, 17822 m/sec, 45002154 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6120464 m, 17817 m/sec, 45785355 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6191676 m, 14242 m/sec, 46594662 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6254300 m, 12524 m/sec, 47396492 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6256655 m, 471 m/sec, 48164237 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6257358 m, 140 m/sec, 48912188 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6388682 m, 26264 m/sec, 49744673 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6522772 m, 26818 m/sec, 50571190 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6664133 m, 28272 m/sec, 51383436 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6806501 m, 28473 m/sec, 52204771 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 6937987 m, 26297 m/sec, 53022210 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 7063475 m, 25097 m/sec, 53834797 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 7201067 m, 27518 m/sec, 54643063 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 7333941 m, 26574 m/sec, 55460095 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 7451803 m, 23572 m/sec, 56266966 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 7578337 m, 25306 m/sec, 57099921 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 7701321 m, 24596 m/sec, 57919037 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 7818451 m, 23426 m/sec, 58717463 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 7936800 m, 23669 m/sec, 59524078 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 8052532 m, 23146 m/sec, 60346324 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 8166164 m, 22726 m/sec, 61170472 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 8287620 m, 24291 m/sec, 61949718 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 8397702 m, 22016 m/sec, 62722849 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 8514122 m, 23284 m/sec, 63511057 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 8624583 m, 22092 m/sec, 64299231 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 8731893 m, 21462 m/sec, 65057613 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 8832388 m, 20099 m/sec, 65806385 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 8935726 m, 20667 m/sec, 66552452 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9038562 m, 20567 m/sec, 67307233 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9139609 m, 20209 m/sec, 68065291 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9235051 m, 19088 m/sec, 68793308 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9333035 m, 19596 m/sec, 69544894 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9421437 m, 17680 m/sec, 70307329 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9498900 m, 15492 m/sec, 71088377 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9569787 m, 14177 m/sec, 71878099 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9609060 m, 7854 m/sec, 72664103 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9610868 m, 361 m/sec, 73401016 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9611614 m, 149 m/sec, 74140580 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9715926 m, 20862 m/sec, 74962826 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9831225 m, 23059 m/sec, 75773747 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 9955382 m, 24831 m/sec, 76582966 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 10064368 m, 21797 m/sec, 77349493 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 10172978 m, 21722 m/sec, 78128940 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 10290489 m, 23502 m/sec, 78940100 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 10400934 m, 22089 m/sec, 79731919 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 10507278 m, 21268 m/sec, 80532859 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 10612273 m, 20999 m/sec, 81323887 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 10713932 m, 20331 m/sec, 82067432 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 10810382 m, 19290 m/sec, 82812212 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 10909627 m, 19849 m/sec, 83567235 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 11002228 m, 18520 m/sec, 84342557 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 11106613 m, 20877 m/sec, 85125255 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 11198876 m, 18452 m/sec, 85843633 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 11297943 m, 19813 m/sec, 86604269 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 11396973 m, 19806 m/sec, 87363456 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 11495310 m, 19667 m/sec, 88106032 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 11594886 m, 19915 m/sec, 88856010 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 11688616 m, 18746 m/sec, 89586253 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 11779406 m, 18158 m/sec, 90310128 t fired, . PT-020-LTLFireability-00 (local timeout) VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 1 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 2 0 0 4 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m re-PT-020-LTLFireability-10 PT-020-LTLFireability-00 e-PT-020-LTLFireability-10 VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 5 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 160074 m, -2323866 m/sec, 856974 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 1 0 1 0 0 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 5 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-00 309763 m, 29937 m/sec, 1728752 t fired, . PT-020-LTLFireability-00 (memory limit exceeded) VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 LTL 0 1 0 0 1 0 0 0 CONJ 0 1 0 0 5 0 2 0 LTL 0 1 0 0 1 0 0 0 STATUS[0m re-PT-020-LTLFireability-10 e-PT-020-LTLFireability-10 e-PT-020-LTLFireability-06 -PT-020-LTLFireability-06 e-PT-020-LTLFireability-12 VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 125212 m, 25042 m/sec, 343216 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 256085 m, 26174 m/sec, 717437 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 386040 m, 25991 m/sec, 1086200 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 515944 m, 25980 m/sec, 1457229 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 647968 m, 26404 m/sec, 1834013 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 784793 m, 27365 m/sec, 2220621 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 920446 m, 27130 m/sec, 2606922 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 1050436 m, 25998 m/sec, 2985507 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 1187404 m, 27393 m/sec, 3383913 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 1326135 m, 27746 m/sec, 3794347 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 1474149 m, 29602 m/sec, 4218803 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 1609291 m, 27028 m/sec, 4612261 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 1744182 m, 26978 m/sec, 5006838 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 1880068 m, 27177 m/sec, 5405138 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 2020429 m, 28072 m/sec, 5812042 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 2161556 m, 28225 m/sec, 6223128 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 2296638 m, 27016 m/sec, 6622494 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 2437701 m, 28212 m/sec, 7028050 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 2579219 m, 28303 m/sec, 7437221 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 2731987 m, 30553 m/sec, 7881342 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 2884543 m, 30511 m/sec, 8322115 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 3032215 m, 29534 m/sec, 8757614 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 3179677 m, 29492 m/sec, 9183969 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 3324533 m, 28971 m/sec, 9605534 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 3476633 m, 30420 m/sec, 10054380 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 3628119 m, 30297 m/sec, 10494430 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 3774635 m, 29303 m/sec, 10916950 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 3921093 m, 29291 m/sec, 11346246 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 4067477 m, 29276 m/sec, 11776240 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 4216881 m, 29880 m/sec, 12212725 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 4365870 m, 29797 m/sec, 12641420 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 4514551 m, 29736 m/sec, 13074611 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 4665151 m, 30120 m/sec, 13515153 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 4816845 m, 30338 m/sec, 13962869 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 4968127 m, 30256 m/sec, 14399994 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 5116871 m, 29748 m/sec, 14827192 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 5252195 m, 27064 m/sec, 15211787 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 5389011 m, 27363 m/sec, 15599455 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 5518734 m, 25944 m/sec, 15977774 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 5653881 m, 27029 m/sec, 16371294 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 5792166 m, 27657 m/sec, 16779665 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 5935535 m, 28673 m/sec, 17191490 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 6068284 m, 26549 m/sec, 17578148 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 6200965 m, 26536 m/sec, 17965957 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 6335499 m, 26906 m/sec, 18361452 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 6475360 m, 27972 m/sec, 18765501 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 6615197 m, 27967 m/sec, 19173671 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 6753395 m, 27639 m/sec, 19581944 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 6897019 m, 28724 m/sec, 19994977 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 7036395 m, 27875 m/sec, 20398281 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 7175446 m, 27810 m/sec, 20802635 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 7323296 m, 29570 m/sec, 21231292 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 7469282 m, 29197 m/sec, 21662242 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 7624789 m, 31101 m/sec, 22108897 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 7759608 m, 26963 m/sec, 22506651 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 7898042 m, 27686 m/sec, 22909092 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 8033038 m, 26999 m/sec, 23320192 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 8174130 m, 28218 m/sec, 23743200 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 8322426 m, 29659 m/sec, 24176218 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 8464744 m, 28463 m/sec, 24604647 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 8609269 m, 28905 m/sec, 25034464 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 8755358 m, 29217 m/sec, 25478589 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 8900878 m, 29104 m/sec, 25915043 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 9053833 m, 30591 m/sec, 26365302 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 9202819 m, 29797 m/sec, 26799177 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 9358054 m, 31047 m/sec, 27252289 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 9496110 m, 27611 m/sec, 27665053 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 9629174 m, 26612 m/sec, 28060800 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 9763428 m, 26850 m/sec, 28456797 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 9895043 m, 26323 m/sec, 28850046 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 10038207 m, 28632 m/sec, 29277148 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 10173272 m, 27013 m/sec, 29693794 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 10317938 m, 28933 m/sec, 30113971 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 10456865 m, 27785 m/sec, 30524438 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 10601900 m, 29007 m/sec, 30946571 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 10746685 m, 28957 m/sec, 31371973 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 10883552 m, 27373 m/sec, 31785804 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 11024996 m, 28288 m/sec, 32201996 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 11170573 m, 29115 m/sec, 32633335 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 11316086 m, 29102 m/sec, 33067344 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 11456208 m, 28024 m/sec, 33495484 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 11599415 m, 28641 m/sec, 33921824 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 11748060 m, 29729 m/sec, 34354017 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m IDL ACT RUN SUS FIN C/T C/M OBS[0m LTL 0 0 0 0 1 0 1 0 CONJ 0 0 0 0 6 0 2 0 LTL 0 0 1 0 1 0 0 0 STATUS[0m CANInsertWithFailure-PT-020-LTLFireability-12 11892209 m, 28829 m/sec, 34780640 t fired, . VALUE PRODUCED BY[0m CONJ false LTL model checker[0m AG false findpath[0m CONJ false preprocessing[0m CONJ false preprocessing[0m LTL true LTL model checker[0m LTL false LTL model checker[0m LTL true LTL model checker[0m CONJ false LTL model checker[0m CONJ false LTL model checker[0m CONJ false findpath[0m CONJ false LTL model checker[0m LTL false LTL model checker[0m LTL false LTL model checker[0m

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-020"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CANInsertWithFailure-PT-020, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506500108"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-020.tgz
mv CANInsertWithFailure-PT-020 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;