About the Execution of LoLA for CANInsertWithFailure-PT-020
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 2187003.00 | 0.00 | 0.00 | [undef] | Cannot compute |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506500106.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CANInsertWithFailure-PT-020, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506500106
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.1M
-rw-r--r-- 1 mcc users 8.9K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.7K May 19 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K May 19 15:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K May 19 07:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K May 19 17:57 LTLFireability.xml
-rw-r--r-- 1 mcc users 21K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 172K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 14K Apr 12 08:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 88K Apr 12 08:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K May 19 07:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K May 19 15:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 2.6M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-00
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-01
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-02
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-03
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-04
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-05
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-06
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-07
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-08
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-09
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-10
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2024-11
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2023-12
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2023-13
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2023-14
FORMULA_NAME CANInsertWithFailure-PT-020-CTLFireability-2023-15
=== Now, execution of the tool begins
BK_START 1717013966179
BK_STOP 1717016153182
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 60 (type SKEL/SRCH) for 27 CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type SKEL/SRCH) for CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 6
[[35mlola[0m][I] fired transitions : 5
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/SRCH) for 27 CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/SRCH) for CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CANInsertWithFailure-PT-020-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 51 CANInsertWithFailure-PT-020-CTLFireability-2023-13
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for CANInsertWithFailure-PT-020-CTLFireability-2023-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 2/188 1/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 91728 m, 18345 m/sec, 418908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 7/188 3/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 201702 m, 21994 m/sec, 1161214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 12/188 4/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 340579 m, 27775 m/sec, 1884382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 17/188 5/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 446908 m, 21265 m/sec, 2596782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 22/188 6/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 575691 m, 25756 m/sec, 3324346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 27/188 7/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 679760 m, 20813 m/sec, 4042217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 32/188 9/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 808299 m, 25707 m/sec, 4771025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 37/188 10/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 928978 m, 24135 m/sec, 5504128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 42/188 11/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 1038880 m, 21980 m/sec, 6205649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 47/188 12/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 1154846 m, 23193 m/sec, 6916589 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 52/188 13/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 1273363 m, 23703 m/sec, 7649448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 57/188 14/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 1381483 m, 21624 m/sec, 8350930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 62/188 15/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 1489814 m, 21666 m/sec, 9069032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 67/188 16/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 1603197 m, 22676 m/sec, 9779459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 72/188 17/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 1701664 m, 19693 m/sec, 10477646 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 77/188 18/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 1808316 m, 21330 m/sec, 11163051 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 82/188 19/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 1903659 m, 19068 m/sec, 11844962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 87/188 20/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2005005 m, 20269 m/sec, 12546050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 92/188 21/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2107271 m, 20453 m/sec, 13241349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 97/188 22/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2202582 m, 19062 m/sec, 13930489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 102/188 23/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2305009 m, 20485 m/sec, 14624443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 107/188 23/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2394426 m, 17883 m/sec, 15289088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 112/188 24/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2492140 m, 19542 m/sec, 15969868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 117/188 25/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2594389 m, 20449 m/sec, 16645296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 122/188 26/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2683879 m, 17898 m/sec, 17322595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 127/188 27/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2775035 m, 18231 m/sec, 17965695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 132/188 27/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2863298 m, 17652 m/sec, 18644368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 137/188 28/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 2951452 m, 17630 m/sec, 19291669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 142/188 29/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 3044429 m, 18595 m/sec, 19951283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 147/188 30/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 3133892 m, 17892 m/sec, 20650497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 152/188 30/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 3220530 m, 17327 m/sec, 21308772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 157/188 31/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 3307136 m, 17321 m/sec, 21977007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 162/188 32/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 3383883 m, 15349 m/sec, 22661707 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 167/188 32/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 3451608 m, 13545 m/sec, 23374979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 172/188 33/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 3513121 m, 12302 m/sec, 24074185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 177/188 33/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 3542935 m, 5962 m/sec, 24766943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 182/188 33/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 3543992 m, 211 m/sec, 25429882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 187/188 33/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-02 3544570 m, 115 m/sec, 26064520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 7 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-02 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 CANInsertWithFailure-PT-020-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CANInsertWithFailure-PT-020-CTLFireability-2024-02
[[35mlola[0m][I] time limit : 3396 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 5/3396 2/5 CANInsertWithFailure-PT-020-CTLFireability-2024-02 140023 m, -680909 m/sec, 741018 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 5/188 4/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 264099 m, 52819 m/sec, 746086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 10/3396 3/5 CANInsertWithFailure-PT-020-CTLFireability-2024-02 265853 m, 25166 m/sec, 1473458 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 10/178 5/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 437364 m, 34653 m/sec, 1483418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 7 CTL EXCL 15/3396 5/5 CANInsertWithFailure-PT-020-CTLFireability-2024-02 389039 m, 24637 m/sec, 2215386 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 15/178 7/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 608294 m, 34186 m/sec, 2224237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 7 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-02 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 20/178 9/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 774545 m, 33250 m/sec, 2944974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 25/188 10/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 936870 m, 32465 m/sec, 3661475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 30/188 11/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 1084283 m, 29482 m/sec, 4366716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 35/188 12/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 1181964 m, 19536 m/sec, 5084579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 40/188 14/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 1340304 m, 31668 m/sec, 5837984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 45/188 15/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 1497874 m, 31514 m/sec, 6561948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 50/188 17/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 1649667 m, 30358 m/sec, 7280023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 55/188 18/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 1764156 m, 22897 m/sec, 8010247 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 60/188 20/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 1923131 m, 31795 m/sec, 8766541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 65/188 21/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 2079965 m, 31366 m/sec, 9511686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 70/188 23/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 2239642 m, 31935 m/sec, 10238490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 75/188 24/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 2364911 m, 25053 m/sec, 10952690 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 80/188 25/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 2501018 m, 27221 m/sec, 11704687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 85/188 27/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 2656980 m, 31192 m/sec, 12448575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 90/188 28/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 2792332 m, 27070 m/sec, 13181936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 95/188 30/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 2975802 m, 36694 m/sec, 13939275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 100/188 32/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 3155313 m, 35902 m/sec, 14685002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 105/188 34/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 3331896 m, 35316 m/sec, 15408463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 110/188 35/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 3452686 m, 24158 m/sec, 16127366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 115/188 36/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 3623921 m, 34247 m/sec, 16886725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 120/188 38/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 3773062 m, 29828 m/sec, 17617176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 125/188 40/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 3942933 m, 33974 m/sec, 18357936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 130/188 41/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 4102972 m, 32007 m/sec, 19075297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 135/188 43/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 4265976 m, 32600 m/sec, 19784776 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 140/188 44/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 4425041 m, 31813 m/sec, 20490233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 145/188 46/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 4564218 m, 27835 m/sec, 21178326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 150/188 47/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 4662862 m, 19728 m/sec, 21869481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 155/188 48/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 4816180 m, 30663 m/sec, 22600102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 160/188 50/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 4966837 m, 30131 m/sec, 23306592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 165/188 51/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 5110322 m, 28697 m/sec, 23992807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 170/188 52/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 5223999 m, 22735 m/sec, 24682063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 175/188 54/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 5372472 m, 29694 m/sec, 25400736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 180/188 55/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 5520239 m, 29553 m/sec, 26092028 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 55 CTL EXCL 185/188 57/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-14 5664100 m, 28772 m/sec, 26771989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 55 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2023-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 CANInsertWithFailure-PT-020-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EXCL) for 54 CANInsertWithFailure-PT-020-CTLFireability-2023-14
[[35mlola[0m][I] time limit : 3206 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 5/188 2/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 126876 m, 25375 m/sec, 672208 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 4/3206 4/5 CANInsertWithFailure-PT-020-CTLFireability-2023-14 254325 m, -1081955 m/sec, 705279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 10/188 3/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 245491 m, 23723 m/sec, 1360841 t fired, .
[[35mlola[0m][.] 55 CTL EXCL 9/178 5/5 CANInsertWithFailure-PT-020-CTLFireability-2023-14 428034 m, 34741 m/sec, 1433528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 55 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2023-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 15/188 4/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 368363 m, 24574 m/sec, 2063066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 20/188 5/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 474179 m, 21163 m/sec, 2756817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 25/188 7/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 594275 m, 24019 m/sec, 3444570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 30/188 8/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 697082 m, 20561 m/sec, 4118594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 35/188 9/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 809494 m, 22482 m/sec, 4803507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 40/188 10/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 926053 m, 23311 m/sec, 5485516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 45/188 11/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 1027850 m, 20359 m/sec, 6154452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 50/188 12/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 1134755 m, 21381 m/sec, 6818603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 55/188 13/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 1245747 m, 22198 m/sec, 7504689 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 60/188 14/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 1350546 m, 20959 m/sec, 8165114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 65/188 15/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 1455872 m, 21065 m/sec, 8836427 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 70/188 16/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 1561233 m, 21072 m/sec, 9502804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 75/188 17/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 1656654 m, 19084 m/sec, 10156183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 80/188 18/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 1757240 m, 20117 m/sec, 10828781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 85/188 19/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 1853343 m, 19220 m/sec, 11482557 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 90/188 19/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 1936664 m, 16664 m/sec, 12085155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 95/188 20/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2038392 m, 20345 m/sec, 12752794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 100/188 21/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2130680 m, 18457 m/sec, 13425906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 105/188 22/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2228011 m, 19466 m/sec, 14076907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 110/188 23/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2318783 m, 18154 m/sec, 14741458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 115/188 23/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2409811 m, 18205 m/sec, 15372629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 120/188 24/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2500627 m, 18163 m/sec, 16026281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 125/188 25/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2596329 m, 19140 m/sec, 16672878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 130/188 26/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2683347 m, 17403 m/sec, 17318852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 135/188 27/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2772211 m, 17772 m/sec, 17950373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 140/188 27/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2863029 m, 18163 m/sec, 18616297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 145/188 28/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 2945991 m, 16592 m/sec, 19251763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 150/188 29/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 3034571 m, 17716 m/sec, 19893541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 155/188 30/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 3122064 m, 17498 m/sec, 20562294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 160/188 30/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 3205194 m, 16626 m/sec, 21189860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 165/188 31/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 3288327 m, 16626 m/sec, 21830831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 170/188 32/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 3366025 m, 15539 m/sec, 22480963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 175/188 32/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 3430741 m, 12943 m/sec, 23155810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 180/188 33/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 3493701 m, 12592 m/sec, 23837506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 185/188 33/2000 CANInsertWithFailure-PT-020-CTLFireability-2023-12 3542045 m, 9668 m/sec, 24516026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 49 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2023-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 CANInsertWithFailure-PT-020-CTLFireability-2024-11
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 49 (type EXCL) for 48 CANInsertWithFailure-PT-020-CTLFireability-2023-12
[[35mlola[0m][I] time limit : 3015 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 263
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 5/188 2/5 CANInsertWithFailure-PT-020-CTLFireability-2023-12 129195 m, -682570 m/sec, 684684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 10/188 3/5 CANInsertWithFailure-PT-020-CTLFireability-2023-12 249007 m, 23962 m/sec, 1379361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 15/188 4/5 CANInsertWithFailure-PT-020-CTLFireability-2023-12 369079 m, 24014 m/sec, 2088899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 49 CTL EXCL 20/188 5/5 CANInsertWithFailure-PT-020-CTLFireability-2023-12 481960 m, 22576 m/sec, 2795008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 49 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2023-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 4 0 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 CANInsertWithFailure-PT-020-CTLFireability-2024-10
[[35mlola[0m][I] time limit : 199 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 15865
[[35mlola[0m][I] fired transitions : 19135
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 27 CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 213 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 5/213 4/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 282660 m, 56532 m/sec, 745798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 10/213 5/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 471245 m, 37717 m/sec, 1505288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 15/213 7/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 627153 m, 31181 m/sec, 2250923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 20/213 8/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 809597 m, 36488 m/sec, 2995312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 25/213 10/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 966468 m, 31374 m/sec, 3733923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 30/213 11/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 1143805 m, 35467 m/sec, 4492441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 35/213 12/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 1317728 m, 34784 m/sec, 5235122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 40/213 13/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 1473837 m, 31221 m/sec, 5964627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 45/213 14/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 1608013 m, 26835 m/sec, 6707325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 50/213 15/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 1769049 m, 32207 m/sec, 7438249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 55/213 16/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 1903923 m, 26974 m/sec, 8135382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 60/213 18/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 2075038 m, 34223 m/sec, 8869431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 65/213 19/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 2241667 m, 33325 m/sec, 9584813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 70/213 21/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 2404113 m, 32489 m/sec, 10288617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 75/213 22/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 2521520 m, 23481 m/sec, 10996287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 80/213 23/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 2683879 m, 32471 m/sec, 11736604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 85/213 25/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 2831277 m, 29479 m/sec, 12451455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 90/213 26/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 3003626 m, 34469 m/sec, 13211545 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 95/213 28/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 3169258 m, 33126 m/sec, 13956871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 100/213 29/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 3344119 m, 34972 m/sec, 14710477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 105/213 30/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 3500389 m, 31254 m/sec, 15452650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 110/213 32/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 3672054 m, 34333 m/sec, 16193132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 115/213 33/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 3841654 m, 33920 m/sec, 16913658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 120/213 34/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 3958575 m, 23384 m/sec, 17633263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 125/213 35/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 4119941 m, 32273 m/sec, 18349830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 130/213 36/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 4255913 m, 27194 m/sec, 19061556 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 135/213 37/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 4428553 m, 34528 m/sec, 19779265 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 140/213 39/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 4584514 m, 31192 m/sec, 20502229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 145/213 40/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 4732416 m, 29580 m/sec, 21205292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 150/213 41/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 4907113 m, 34939 m/sec, 21912477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 155/213 42/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 5053246 m, 29226 m/sec, 22641073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 160/213 43/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 5226135 m, 34577 m/sec, 23368292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 165/213 44/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 5342916 m, 23356 m/sec, 24098363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 170/213 46/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 5513016 m, 34020 m/sec, 24842898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 175/213 47/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 5659446 m, 29286 m/sec, 25567206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 180/213 48/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 5808017 m, 29714 m/sec, 26269967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 185/213 49/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 5959049 m, 30206 m/sec, 26987703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 190/213 50/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 6105678 m, 29325 m/sec, 27696013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 195/213 51/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 6253579 m, 29580 m/sec, 28398978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 200/213 52/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 6422982 m, 33880 m/sec, 29141067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 205/213 53/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 6550286 m, 25460 m/sec, 29866136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 1 0 4 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 210/213 54/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-09 6690945 m, 28131 m/sec, 30586605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 40 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 3 0 0 4 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 27 CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 213 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 27 CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 2775 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 20
[[35mlola[0m][I] fired transitions : 19
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 5/213 3/5 CANInsertWithFailure-PT-020-CTLFireability-2024-09 252313 m, -1287726 m/sec, 624654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 2 1 0 5 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 CTL EXCL 10/213 5/5 CANInsertWithFailure-PT-020-CTLFireability-2024-09 365916 m, 22720 m/sec, 1082370 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 40 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 2 0 0 5 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 27 CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 230 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 30 (type EXCL) for 27 CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] time limit : 250 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 30 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 21
[[35mlola[0m][I] fired transitions : 20
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 CANInsertWithFailure-PT-020-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 276 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 5/276 3/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 190525 m, 38105 m/sec, 422781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 10/276 5/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 350037 m, 31902 m/sec, 1122744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 15/276 6/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 481518 m, 26296 m/sec, 1691827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 20/276 7/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 596062 m, 22908 m/sec, 2194225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 25/276 8/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 709338 m, 22655 m/sec, 2692200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 30/276 10/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 850544 m, 28241 m/sec, 3306788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 205
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 35/276 11/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 964518 m, 22794 m/sec, 3818214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 40/276 11/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 1038927 m, 14881 m/sec, 4190236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 45/276 12/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 1118545 m, 15923 m/sec, 4806876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 50/276 14/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 1278400 m, 31971 m/sec, 5565046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 55/276 15/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 1417450 m, 27810 m/sec, 6222829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 60/276 17/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 1574765 m, 31463 m/sec, 6954447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 65/276 18/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 1682489 m, 21544 m/sec, 7654355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 70/276 19/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 1843202 m, 32142 m/sec, 8400310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 223
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 75/276 20/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 1933463 m, 18052 m/sec, 8834128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 80/276 22/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 2064435 m, 26194 m/sec, 9458344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 85/276 23/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 2169723 m, 21057 m/sec, 9947191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 90/276 24/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 2278319 m, 21719 m/sec, 10458737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 95/276 24/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 2342035 m, 12743 m/sec, 10820489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 100/276 25/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 2402352 m, 12063 m/sec, 11233717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 105/276 26/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 2507048 m, 20939 m/sec, 11757851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 110/276 27/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 2580439 m, 14678 m/sec, 12125187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 115/276 28/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 2709381 m, 25788 m/sec, 12785946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 120/276 29/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 2850091 m, 28142 m/sec, 13446137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 125/276 30/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 2940806 m, 18143 m/sec, 13811649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 130/276 31/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3028661 m, 17571 m/sec, 14176939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 135/276 32/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3114111 m, 17090 m/sec, 14535632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 140/276 33/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3200118 m, 17201 m/sec, 14888248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 145/276 34/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3283833 m, 16743 m/sec, 15237308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 150/276 35/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3361074 m, 15448 m/sec, 15579714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 155/276 35/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3405598 m, 8904 m/sec, 15920869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 260
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 160/276 36/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3483938 m, 15668 m/sec, 16282308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 165/276 37/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3562791 m, 15770 m/sec, 16644228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 170/276 37/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3647759 m, 16993 m/sec, 17007847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 175/276 38/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3729284 m, 16305 m/sec, 17362886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 180/276 39/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3785972 m, 11337 m/sec, 17714296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 185/276 40/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3871398 m, 17085 m/sec, 18083706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 190/276 40/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 3957032 m, 17126 m/sec, 18450381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 195/276 41/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4041266 m, 16846 m/sec, 18817474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 200/276 42/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4120880 m, 15922 m/sec, 19178365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 278
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 205/276 43/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4204482 m, 16720 m/sec, 19532189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 210/276 44/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4286637 m, 16431 m/sec, 19886366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 215/276 44/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4367568 m, 16186 m/sec, 20234508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 220/276 45/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4444796 m, 15445 m/sec, 20586830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 225/276 46/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4523510 m, 15742 m/sec, 20960599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 230/276 46/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4575016 m, 10301 m/sec, 21328230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 235/276 47/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4695948 m, 24186 m/sec, 22055444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 240/276 49/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4819735 m, 24757 m/sec, 22638944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 245/276 50/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 4922763 m, 20605 m/sec, 23111133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 250/276 50/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 5000726 m, 15592 m/sec, 23462271 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 255/276 51/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 5076817 m, 15218 m/sec, 23813386 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 260/276 52/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 5175414 m, 19719 m/sec, 24484016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 265/276 53/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 5292703 m, 23457 m/sec, 25044251 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 270/276 55/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 5448025 m, 31064 m/sec, 25773287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 25 CTL EXCL 275/276 56/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-08 5553604 m, 21115 m/sec, 26254379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 25 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 CANInsertWithFailure-PT-020-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 25 (type EXCL) for 24 CANInsertWithFailure-PT-020-CTLFireability-2024-08
[[35mlola[0m][I] time limit : 2480 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 5/275 1/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 48539 m, 9707 m/sec, 286906 t fired, .
[[35mlola[0m][.] 25 CTL EXCL 5/2480 3/5 CANInsertWithFailure-PT-020-CTLFireability-2024-08 160942 m, -1078532 m/sec, 288718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 10/275 2/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 97076 m, 9707 m/sec, 645434 t fired, .
[[35mlola[0m][.] 25 CTL EXCL 10/248 3/5 CANInsertWithFailure-PT-020-CTLFireability-2024-08 229954 m, 13802 m/sec, 612824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 15/275 2/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 128458 m, 6276 m/sec, 937519 t fired, .
[[35mlola[0m][.] 25 CTL EXCL 15/248 4/5 CANInsertWithFailure-PT-020-CTLFireability-2024-08 303502 m, 14709 m/sec, 930820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 20/275 2/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 167609 m, 7830 m/sec, 1237596 t fired, .
[[35mlola[0m][.] 25 CTL EXCL 20/248 5/5 CANInsertWithFailure-PT-020-CTLFireability-2024-08 375488 m, 14397 m/sec, 1237792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 25 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 25/275 3/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 197447 m, 5967 m/sec, 1538562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 30/275 3/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 254770 m, 11464 m/sec, 1919095 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 35/275 4/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 302515 m, 9549 m/sec, 2298157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 40/275 4/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 353826 m, 10262 m/sec, 2666268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 45/275 5/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 400953 m, 9425 m/sec, 3082289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 50/275 5/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 444088 m, 8627 m/sec, 3447336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 55/275 6/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 488816 m, 8945 m/sec, 3810227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 60/275 6/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 534506 m, 9138 m/sec, 4179544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 65/275 7/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 584731 m, 10045 m/sec, 4545973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 344
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 70/275 7/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 625031 m, 8060 m/sec, 4908985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 75/275 7/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 667065 m, 8406 m/sec, 5265155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 80/275 8/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 713729 m, 9332 m/sec, 5630199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 85/275 8/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 757565 m, 8767 m/sec, 5996289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 90/275 9/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 805176 m, 9522 m/sec, 6353816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 95/275 9/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 857068 m, 10378 m/sec, 6748944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 100/275 10/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 897728 m, 8132 m/sec, 7119639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 105/275 10/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 945140 m, 9482 m/sec, 7498986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 110/275 11/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 996678 m, 10307 m/sec, 7921636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 115/275 11/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1037482 m, 8160 m/sec, 8274400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 120/275 11/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1078321 m, 8167 m/sec, 8631937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 125/275 12/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1135441 m, 11424 m/sec, 9092830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 130/275 12/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1183414 m, 9594 m/sec, 9461208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 135/275 13/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1226874 m, 8692 m/sec, 9824343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 140/275 13/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1272816 m, 9188 m/sec, 10191664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 145/275 14/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1314805 m, 8397 m/sec, 10547257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 150/275 14/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1354579 m, 7954 m/sec, 10895854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 155/275 14/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1397138 m, 8511 m/sec, 11259891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 160/275 15/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1441370 m, 8846 m/sec, 11641537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 165/275 15/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1482729 m, 8271 m/sec, 11999042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 170/275 16/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1523847 m, 8223 m/sec, 12360065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 175/275 16/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1569313 m, 9093 m/sec, 12704801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 180/275 16/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1612651 m, 8667 m/sec, 13062060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 185/275 17/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1651111 m, 7692 m/sec, 13402599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 190/275 17/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1690328 m, 7843 m/sec, 13754382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 195/275 17/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1730956 m, 8125 m/sec, 14108295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 200/275 18/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1770775 m, 7963 m/sec, 14451270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 205/275 18/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1810778 m, 8000 m/sec, 14799391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 210/275 19/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1874648 m, 12774 m/sec, 15381872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 215/275 19/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 1935190 m, 12108 m/sec, 15948541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 220/275 20/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2005049 m, 13971 m/sec, 16562571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 225/275 20/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2056945 m, 10379 m/sec, 17017569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 230/275 21/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2094969 m, 7604 m/sec, 17359244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 235/275 21/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2135056 m, 8017 m/sec, 17715083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 240/275 21/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2173908 m, 7770 m/sec, 18064205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 245/275 22/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2209719 m, 7162 m/sec, 18395220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 250/275 22/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2249577 m, 7971 m/sec, 18746032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 255/275 22/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2288347 m, 7754 m/sec, 19096547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 260/275 23/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2325643 m, 7459 m/sec, 19432419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 265/275 23/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2363124 m, 7496 m/sec, 19785410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 270/275 23/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2406543 m, 8683 m/sec, 20168902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 275/275 24/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-07 2441842 m, 7059 m/sec, 20501383 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 22 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-07 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 CANInsertWithFailure-PT-020-CTLFireability-2024-06
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 CANInsertWithFailure-PT-020-CTLFireability-2024-07
[[35mlola[0m][I] time limit : 2200 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 146
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 5/275 1/5 CANInsertWithFailure-PT-020-CTLFireability-2024-07 80263 m, -472315 m/sec, 513904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 10/275 2/5 CANInsertWithFailure-PT-020-CTLFireability-2024-07 146462 m, 13239 m/sec, 1070211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 15/275 2/5 CANInsertWithFailure-PT-020-CTLFireability-2024-07 191671 m, 9041 m/sec, 1504071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 20/275 3/5 CANInsertWithFailure-PT-020-CTLFireability-2024-07 266879 m, 15041 m/sec, 2013581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 469
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 25/275 4/5 CANInsertWithFailure-PT-020-CTLFireability-2024-07 316633 m, 9950 m/sec, 2393563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 30/275 4/5 CANInsertWithFailure-PT-020-CTLFireability-2024-07 363599 m, 9393 m/sec, 2749993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 476
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 35/275 5/5 CANInsertWithFailure-PT-020-CTLFireability-2024-07 424840 m, 12248 m/sec, 3272918 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 22 CTL EXCL 40/275 5/5 CANInsertWithFailure-PT-020-CTLFireability-2024-07 484654 m, 11962 m/sec, 3779626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 22 (type EXCL) for CANInsertWithFailure-PT-020-CTLFireability-2024-07 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 CANInsertWithFailure-PT-020-CTLFireability-2024-05
[[35mlola[0m][I] time limit : 307 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 5/307 3/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 211178 m, 42235 m/sec, 501305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 10/307 4/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 328148 m, 23394 m/sec, 1002639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 15/307 5/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 416832 m, 17736 m/sec, 1385315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 20/307 6/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 519038 m, 20441 m/sec, 1836724 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 25/307 7/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 626512 m, 21494 m/sec, 2312818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 30/307 8/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 726123 m, 19922 m/sec, 2736463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 35/307 9/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 825727 m, 19920 m/sec, 3165939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 40/307 10/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 924185 m, 19691 m/sec, 3601060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 45/307 11/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1021921 m, 19547 m/sec, 4043857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 50/307 12/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1101553 m, 15926 m/sec, 4504977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 55/307 12/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1166937 m, 13076 m/sec, 5016447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 60/307 13/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1250914 m, 16795 m/sec, 5420017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 65/307 14/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1357072 m, 21231 m/sec, 5922822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 70/307 15/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1454548 m, 19495 m/sec, 6371497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 75/307 16/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1543280 m, 17746 m/sec, 6768665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 80/307 17/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1630537 m, 17451 m/sec, 7179916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 85/307 17/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1671657 m, 8224 m/sec, 7464162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 533
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 90/307 18/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1733521 m, 12372 m/sec, 7862523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 95/307 18/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1816292 m, 16554 m/sec, 8263448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-09: CONJ 0 0 0 0 7 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-13: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-14: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2023-15: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 16 CTL EXCL 100/307 20/2000 CANInsertWithFailure-PT-020-CTLFireability-2024-05 1911860 m, 19113 m/sec, 8704124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-06: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-10: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mCANInsertWithFailure-PT-020-CTLFireability-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-00: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-02: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-04: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-05: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-07: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANInsertWithFailure-PT-020-CTLFireability-2024-08: CTL 0 0 0 0 1 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-020"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CANInsertWithFailure-PT-020, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506500106"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-020.tgz
mv CANInsertWithFailure-PT-020 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;