About the Execution of LoLA for CANConstruction-PT-100
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16131.235 | 390571.00 | 1140045.00 | 419.00 | ??????F??F?????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506500084.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CANConstruction-PT-100, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506500084
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 16M
-rw-r--r-- 1 mcc users 8.7K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 73K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.7K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 65K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.4K Apr 22 14:32 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:32 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K May 19 07:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 17:56 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 132K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 80K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:32 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:32 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 15M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CANConstruction-PT-100-LTLFireability-00
FORMULA_NAME CANConstruction-PT-100-LTLFireability-01
FORMULA_NAME CANConstruction-PT-100-LTLFireability-02
FORMULA_NAME CANConstruction-PT-100-LTLFireability-03
FORMULA_NAME CANConstruction-PT-100-LTLFireability-04
FORMULA_NAME CANConstruction-PT-100-LTLFireability-05
FORMULA_NAME CANConstruction-PT-100-LTLFireability-06
FORMULA_NAME CANConstruction-PT-100-LTLFireability-07
FORMULA_NAME CANConstruction-PT-100-LTLFireability-08
FORMULA_NAME CANConstruction-PT-100-LTLFireability-09
FORMULA_NAME CANConstruction-PT-100-LTLFireability-10
FORMULA_NAME CANConstruction-PT-100-LTLFireability-11
FORMULA_NAME CANConstruction-PT-100-LTLFireability-12
FORMULA_NAME CANConstruction-PT-100-LTLFireability-13
FORMULA_NAME CANConstruction-PT-100-LTLFireability-14
FORMULA_NAME CANConstruction-PT-100-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717011226207
FORMULA CANConstruction-PT-100-LTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANConstruction-PT-100-LTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717011616778
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-06: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-09: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 39 CANConstruction-PT-100-LTLFireability-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for CANConstruction-PT-100-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 21 (type CNST) for 18 CANConstruction-PT-100-LTLFireability-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 21 (type CNST) for CANConstruction-PT-100-LTLFireability-06
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 19:34:47] [status_logger] string pointer is null
[[35mlola[0m][I] LAUNCH task # 78 (type SKEL/FNDP) for 50 CANConstruction-PT-100-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 79 (type SKEL/EQUN) for 50 CANConstruction-PT-100-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 80 (type SKEL/SRCH) for 50 CANConstruction-PT-100-LTLFireability-10
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 78 (type SKEL/FNDP) for CANConstruction-PT-100-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 80 (type SKEL/SRCH) for CANConstruction-PT-100-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 11
[[35mlola[0m][I] fired transitions : 10
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 79 (type EQUN) for CANConstruction-PT-100-LTLFireability-10 (obsolete)
[[35mlola[0m][I] FINISHED task # 79 (type SKEL/EQUN) for CANConstruction-PT-100-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-100-LTLFireability-09: CONJ false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-03: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-10: CONJ 0 0 0 0 5 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-100-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 407 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANConstruction-PT-100"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CANConstruction-PT-100, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506500084"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CANConstruction-PT-100.tgz
mv CANConstruction-PT-100 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;