About the Execution of LoLA for CANConstruction-PT-050
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
16207.623 | 1937831.00 | 2781066.00 | 5335.30 | F?F????????T???F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2024-input.r071-tall-171620506400043.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2024-input.qcow2 backing_fmt=qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is CANConstruction-PT-050, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r071-tall-171620506400043
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.2M
-rw-r--r-- 1 mcc users 8.8K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.7K May 19 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K May 19 15:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 22 14:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Apr 12 19:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Apr 12 19:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Apr 12 19:38 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 67K Apr 12 19:38 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 4 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.8M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-00
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-01
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-02
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-03
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-04
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-05
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-06
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-07
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-08
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-09
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-10
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-11
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-12
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-13
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-14
FORMULA_NAME CANConstruction-PT-050-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717004088243
FORMULA CANConstruction-PT-050-LTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANConstruction-PT-050-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANConstruction-PT-050-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CANConstruction-PT-050-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717006026074
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 61 (type SKEL/EQUN) for 9 CANConstruction-PT-050-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/SRCH) for 9 CANConstruction-PT-050-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/SRCH) for CANConstruction-PT-050-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 61 (type SKEL/EQUN) for CANConstruction-PT-050-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 25 CANConstruction-PT-050-LTLCardinality-07
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for CANConstruction-PT-050-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 25
[[35mlola[0m][I] fired transitions : 25
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 CANConstruction-PT-050-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for CANConstruction-PT-050-LTLCardinality-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 62 (type SKEL/SRCH) for 12 CANConstruction-PT-050-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 53 CANConstruction-PT-050-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 62 (type SKEL/SRCH) for CANConstruction-PT-050-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6049
[[35mlola[0m][I] fired transitions : 9079
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for CANConstruction-PT-050-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/SRCH) for 37 CANConstruction-PT-050-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/SRCH) for 40 CANConstruction-PT-050-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 64 (type SKEL/SRCH) for CANConstruction-PT-050-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 429
[[35mlola[0m][I] fired transitions : 429
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 63 (type SKEL/SRCH) for CANConstruction-PT-050-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 12 CANConstruction-PT-050-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] FINISHED task # 65 (type SKEL/SRCH) for CANConstruction-PT-050-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 446
[[35mlola[0m][I] fired transitions : 446
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 482 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] planning for CANConstruction-PT-050-LTLCardinality-11 stopped (result already fixed).
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 67 (type EXCL) for 40 CANConstruction-PT-050-LTLCardinality-12
[[35mlola[0m][I] time limit : 206 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 40 CANConstruction-PT-050-LTLCardinality-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 0 2 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 67 EG EXCL 1/206 0/2000 CANConstruction-PT-050-LTLCardinality-12 --
[[35mlola[0m][.] 70 EF STEQ 1/3094 0/5 CANConstruction-PT-050-LTLCardinality-12 sara not yet started (preprocessing).
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 67 (type EXCL) for CANConstruction-PT-050-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 70 (type EQUN) for CANConstruction-PT-050-LTLCardinality-12 (obsolete)
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 CANConstruction-PT-050-LTLCardinality-02
[[35mlola[0m][I] time limit : 220 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for CANConstruction-PT-050-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 61
[[35mlola[0m][I] fired transitions : 62
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 CANConstruction-PT-050-LTLCardinality-06
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 0 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 0 0 0 3 0 0 1
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 4/237 2/2000 CANConstruction-PT-050-LTLCardinality-06 30561 m, 6112 m/sec, 63938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for CANConstruction-PT-050-LTLCardinality-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 74 (type EQUN) for 9 CANConstruction-PT-050-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 74 (type EQUN) for CANConstruction-PT-050-LTLCardinality-03
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 9/237 5/2000 CANConstruction-PT-050-LTLCardinality-06 76826 m, 9253 m/sec, 163746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 14/237 9/2000 CANConstruction-PT-050-LTLCardinality-06 150915 m, 14817 m/sec, 325546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 19/237 13/2000 CANConstruction-PT-050-LTLCardinality-06 223537 m, 14524 m/sec, 485332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 24/237 16/2000 CANConstruction-PT-050-LTLCardinality-06 295525 m, 14397 m/sec, 644828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 29/237 20/2000 CANConstruction-PT-050-LTLCardinality-06 366387 m, 14172 m/sec, 805085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 34/237 24/2000 CANConstruction-PT-050-LTLCardinality-06 440391 m, 14800 m/sec, 967182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 39/237 28/2000 CANConstruction-PT-050-LTLCardinality-06 512643 m, 14450 m/sec, 1128479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 44/237 32/2000 CANConstruction-PT-050-LTLCardinality-06 583581 m, 14187 m/sec, 1288008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 49/237 36/2000 CANConstruction-PT-050-LTLCardinality-06 653758 m, 14035 m/sec, 1447081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 54/237 39/2000 CANConstruction-PT-050-LTLCardinality-06 722353 m, 13719 m/sec, 1605235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 59/237 43/2000 CANConstruction-PT-050-LTLCardinality-06 794670 m, 14463 m/sec, 1764415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 64/237 47/2000 CANConstruction-PT-050-LTLCardinality-06 865361 m, 14138 m/sec, 1922202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 69/237 50/2000 CANConstruction-PT-050-LTLCardinality-06 935360 m, 13999 m/sec, 2079817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 74/237 54/2000 CANConstruction-PT-050-LTLCardinality-06 1005042 m, 13936 m/sec, 2237577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 79/237 57/2000 CANConstruction-PT-050-LTLCardinality-06 1073637 m, 13719 m/sec, 2394695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 84/237 61/2000 CANConstruction-PT-050-LTLCardinality-06 1143568 m, 13986 m/sec, 2552579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 89/237 64/2000 CANConstruction-PT-050-LTLCardinality-06 1213139 m, 13914 m/sec, 2710866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 94/237 68/2000 CANConstruction-PT-050-LTLCardinality-06 1281116 m, 13595 m/sec, 2867839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 99/237 71/2000 CANConstruction-PT-050-LTLCardinality-06 1348514 m, 13479 m/sec, 3023243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 104/237 75/2000 CANConstruction-PT-050-LTLCardinality-06 1414832 m, 13263 m/sec, 3178379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 109/237 78/2000 CANConstruction-PT-050-LTLCardinality-06 1485557 m, 14145 m/sec, 3338469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 114/237 82/2000 CANConstruction-PT-050-LTLCardinality-06 1558523 m, 14593 m/sec, 3500308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 119/237 86/2000 CANConstruction-PT-050-LTLCardinality-06 1629409 m, 14177 m/sec, 3660532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 124/237 90/2000 CANConstruction-PT-050-LTLCardinality-06 1699770 m, 14072 m/sec, 3818244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 129/237 94/2000 CANConstruction-PT-050-LTLCardinality-06 1768752 m, 13796 m/sec, 3975880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 134/237 97/2000 CANConstruction-PT-050-LTLCardinality-06 1838548 m, 13959 m/sec, 4134732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 139/237 101/2000 CANConstruction-PT-050-LTLCardinality-06 1908878 m, 14066 m/sec, 4294138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 144/237 105/2000 CANConstruction-PT-050-LTLCardinality-06 1977243 m, 13673 m/sec, 4452233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 149/237 109/2000 CANConstruction-PT-050-LTLCardinality-06 2045244 m, 13600 m/sec, 4607910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 154/237 112/2000 CANConstruction-PT-050-LTLCardinality-06 2111943 m, 13339 m/sec, 4763936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 159/237 116/2000 CANConstruction-PT-050-LTLCardinality-06 2179659 m, 13543 m/sec, 4920859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 164/237 119/2000 CANConstruction-PT-050-LTLCardinality-06 2249425 m, 13953 m/sec, 5078853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 169/237 123/2000 CANConstruction-PT-050-LTLCardinality-06 2317619 m, 13638 m/sec, 5235200 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 174/237 126/2000 CANConstruction-PT-050-LTLCardinality-06 2384617 m, 13399 m/sec, 5389093 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 179/237 130/2000 CANConstruction-PT-050-LTLCardinality-06 2451359 m, 13348 m/sec, 5544355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 184/237 133/2000 CANConstruction-PT-050-LTLCardinality-06 2517301 m, 13188 m/sec, 5699957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 189/237 136/2000 CANConstruction-PT-050-LTLCardinality-06 2584973 m, 13534 m/sec, 5855750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 194/237 140/2000 CANConstruction-PT-050-LTLCardinality-06 2651199 m, 13245 m/sec, 6010599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 199/237 143/2000 CANConstruction-PT-050-LTLCardinality-06 2716106 m, 12981 m/sec, 6163591 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 204/237 146/2000 CANConstruction-PT-050-LTLCardinality-06 2780845 m, 12947 m/sec, 6317408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 209/237 150/2000 CANConstruction-PT-050-LTLCardinality-06 2843641 m, 12559 m/sec, 6469329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 214/237 154/2000 CANConstruction-PT-050-LTLCardinality-06 2917563 m, 14784 m/sec, 6633062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 219/237 158/2000 CANConstruction-PT-050-LTLCardinality-06 2990428 m, 14573 m/sec, 6795805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 224/237 161/2000 CANConstruction-PT-050-LTLCardinality-06 3063100 m, 14534 m/sec, 6959128 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 229/237 165/2000 CANConstruction-PT-050-LTLCardinality-06 3134058 m, 14191 m/sec, 7119923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 234/237 169/2000 CANConstruction-PT-050-LTLCardinality-06 3203366 m, 13861 m/sec, 7279537 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for CANConstruction-PT-050-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 CANConstruction-PT-050-LTLCardinality-14
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 CANConstruction-PT-050-LTLCardinality-06
[[35mlola[0m][I] time limit : 2848 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/2848 5/5 CANConstruction-PT-050-LTLCardinality-06 74741 m, -625725 m/sec, 159226 t fired, .
[[35mlola[0m][.] 51 LTL EXCL 5/237 2/2000 CANConstruction-PT-050-LTLCardinality-14 43169 m, 8633 m/sec, 181571 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for CANConstruction-PT-050-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 10/219 3/2000 CANConstruction-PT-050-LTLCardinality-14 63375 m, 4041 m/sec, 372272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 15/237 3/2000 CANConstruction-PT-050-LTLCardinality-14 86376 m, 4600 m/sec, 563914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 20/237 4/2000 CANConstruction-PT-050-LTLCardinality-14 106944 m, 4113 m/sec, 755594 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 25/237 5/2000 CANConstruction-PT-050-LTLCardinality-14 128663 m, 4343 m/sec, 945783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 30/237 5/2000 CANConstruction-PT-050-LTLCardinality-14 149048 m, 4077 m/sec, 1134484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 35/237 6/2000 CANConstruction-PT-050-LTLCardinality-14 175130 m, 5216 m/sec, 1322063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 40/237 6/2000 CANConstruction-PT-050-LTLCardinality-14 200603 m, 5094 m/sec, 1508948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 45/237 7/2000 CANConstruction-PT-050-LTLCardinality-14 224993 m, 4878 m/sec, 1695917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 50/237 8/2000 CANConstruction-PT-050-LTLCardinality-14 249644 m, 4930 m/sec, 1883619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 55/237 9/2000 CANConstruction-PT-050-LTLCardinality-14 273648 m, 4800 m/sec, 2072785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 60/237 9/2000 CANConstruction-PT-050-LTLCardinality-14 297067 m, 4683 m/sec, 2259897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 65/237 10/2000 CANConstruction-PT-050-LTLCardinality-14 320108 m, 4608 m/sec, 2445099 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 70/237 10/2000 CANConstruction-PT-050-LTLCardinality-14 342526 m, 4483 m/sec, 2629004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 75/237 11/2000 CANConstruction-PT-050-LTLCardinality-14 365180 m, 4530 m/sec, 2810206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 80/237 11/2000 CANConstruction-PT-050-LTLCardinality-14 388837 m, 4731 m/sec, 2997081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 85/237 12/2000 CANConstruction-PT-050-LTLCardinality-14 412000 m, 4632 m/sec, 3184384 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 90/237 13/2000 CANConstruction-PT-050-LTLCardinality-14 434399 m, 4479 m/sec, 3371066 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 95/237 13/2000 CANConstruction-PT-050-LTLCardinality-14 456048 m, 4329 m/sec, 3558425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 100/237 14/2000 CANConstruction-PT-050-LTLCardinality-14 479158 m, 4622 m/sec, 3746491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 105/237 15/2000 CANConstruction-PT-050-LTLCardinality-14 502221 m, 4612 m/sec, 3933750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 110/237 15/2000 CANConstruction-PT-050-LTLCardinality-14 524213 m, 4398 m/sec, 4121645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 115/237 16/2000 CANConstruction-PT-050-LTLCardinality-14 546539 m, 4465 m/sec, 4309157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 120/237 16/2000 CANConstruction-PT-050-LTLCardinality-14 568653 m, 4422 m/sec, 4494863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 125/237 17/2000 CANConstruction-PT-050-LTLCardinality-14 589924 m, 4254 m/sec, 4679323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 130/237 17/2000 CANConstruction-PT-050-LTLCardinality-14 611980 m, 4411 m/sec, 4865560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 135/237 18/2000 CANConstruction-PT-050-LTLCardinality-14 633460 m, 4296 m/sec, 5049783 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 140/237 18/2000 CANConstruction-PT-050-LTLCardinality-14 656390 m, 4586 m/sec, 5235103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 145/237 19/2000 CANConstruction-PT-050-LTLCardinality-14 678449 m, 4411 m/sec, 5420174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 150/237 19/2000 CANConstruction-PT-050-LTLCardinality-14 700702 m, 4450 m/sec, 5605811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 155/237 20/2000 CANConstruction-PT-050-LTLCardinality-14 723789 m, 4617 m/sec, 5793767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 160/237 21/2000 CANConstruction-PT-050-LTLCardinality-14 747371 m, 4716 m/sec, 5982755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 165/237 21/2000 CANConstruction-PT-050-LTLCardinality-14 768093 m, 4144 m/sec, 6169893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 170/237 22/2000 CANConstruction-PT-050-LTLCardinality-14 790407 m, 4462 m/sec, 6356803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 175/237 22/2000 CANConstruction-PT-050-LTLCardinality-14 812680 m, 4454 m/sec, 6545394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 180/237 23/2000 CANConstruction-PT-050-LTLCardinality-14 835451 m, 4554 m/sec, 6733272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 185/237 24/2000 CANConstruction-PT-050-LTLCardinality-14 857204 m, 4350 m/sec, 6922331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 190/237 24/2000 CANConstruction-PT-050-LTLCardinality-14 878567 m, 4272 m/sec, 7110799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 195/237 25/2000 CANConstruction-PT-050-LTLCardinality-14 900080 m, 4302 m/sec, 7300983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 200/237 25/2000 CANConstruction-PT-050-LTLCardinality-14 920012 m, 3986 m/sec, 7486481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 205/237 26/2000 CANConstruction-PT-050-LTLCardinality-14 942369 m, 4471 m/sec, 7675344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 210/237 27/2000 CANConstruction-PT-050-LTLCardinality-14 964060 m, 4338 m/sec, 7864618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 215/237 27/2000 CANConstruction-PT-050-LTLCardinality-14 987202 m, 4628 m/sec, 8051713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 220/237 28/2000 CANConstruction-PT-050-LTLCardinality-14 1008810 m, 4321 m/sec, 8235768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 225/237 28/2000 CANConstruction-PT-050-LTLCardinality-14 1032030 m, 4644 m/sec, 8422137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 230/237 28/2000 CANConstruction-PT-050-LTLCardinality-14 1053142 m, 4222 m/sec, 8607938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 235/237 29/2000 CANConstruction-PT-050-LTLCardinality-14 1073121 m, 3995 m/sec, 8790125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for CANConstruction-PT-050-LTLCardinality-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 CANConstruction-PT-050-LTLCardinality-13
[[35mlola[0m][I] time limit : 237 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 CANConstruction-PT-050-LTLCardinality-14
[[35mlola[0m][I] time limit : 2608 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/237 3/2000 CANConstruction-PT-050-LTLCardinality-13 48877 m, 9775 m/sec, 179145 t fired, .
[[35mlola[0m][.] 51 LTL EXCL 5/2608 2/5 CANConstruction-PT-050-LTLCardinality-14 43005 m, -206023 m/sec, 180552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 10/237 6/2000 CANConstruction-PT-050-LTLCardinality-13 90764 m, 8377 m/sec, 354254 t fired, .
[[35mlola[0m][.] 51 LTL EXCL 10/217 3/5 CANConstruction-PT-050-LTLCardinality-14 62939 m, 3986 m/sec, 368870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 15/237 8/2000 CANConstruction-PT-050-LTLCardinality-13 132576 m, 8362 m/sec, 529541 t fired, .
[[35mlola[0m][.] 51 LTL EXCL 15/217 3/5 CANConstruction-PT-050-LTLCardinality-14 86135 m, 4639 m/sec, 556959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 20/237 9/2000 CANConstruction-PT-050-LTLCardinality-13 172684 m, 8021 m/sec, 704359 t fired, .
[[35mlola[0m][.] 51 LTL EXCL 20/217 4/5 CANConstruction-PT-050-LTLCardinality-14 106941 m, 4161 m/sec, 747811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 25/237 11/2000 CANConstruction-PT-050-LTLCardinality-13 212431 m, 7949 m/sec, 880185 t fired, .
[[35mlola[0m][.] 51 LTL EXCL 25/217 5/5 CANConstruction-PT-050-LTLCardinality-14 128653 m, 4342 m/sec, 938956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 30/237 13/2000 CANConstruction-PT-050-LTLCardinality-13 252055 m, 7924 m/sec, 1056933 t fired, .
[[35mlola[0m][.] 51 LTL EXCL 30/217 5/5 CANConstruction-PT-050-LTLCardinality-14 149040 m, 4077 m/sec, 1130218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for CANConstruction-PT-050-LTLCardinality-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 35/237 15/2000 CANConstruction-PT-050-LTLCardinality-13 291439 m, 7876 m/sec, 1233113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 40/237 17/2000 CANConstruction-PT-050-LTLCardinality-13 329658 m, 7643 m/sec, 1407910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 45/237 19/2000 CANConstruction-PT-050-LTLCardinality-13 368335 m, 7735 m/sec, 1586048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 50/237 21/2000 CANConstruction-PT-050-LTLCardinality-13 407071 m, 7747 m/sec, 1765778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 55/237 22/2000 CANConstruction-PT-050-LTLCardinality-13 446536 m, 7893 m/sec, 1943544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 60/237 24/2000 CANConstruction-PT-050-LTLCardinality-13 484524 m, 7597 m/sec, 2120583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 65/237 25/2000 CANConstruction-PT-050-LTLCardinality-13 521587 m, 7412 m/sec, 2292577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 70/237 26/2000 CANConstruction-PT-050-LTLCardinality-13 558497 m, 7382 m/sec, 2465815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 75/237 27/2000 CANConstruction-PT-050-LTLCardinality-13 595370 m, 7374 m/sec, 2637176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 80/237 28/2000 CANConstruction-PT-050-LTLCardinality-13 630126 m, 6951 m/sec, 2799672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 85/237 30/2000 CANConstruction-PT-050-LTLCardinality-13 665877 m, 7150 m/sec, 2965510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 90/237 31/2000 CANConstruction-PT-050-LTLCardinality-13 700673 m, 6959 m/sec, 3130969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 95/237 33/2000 CANConstruction-PT-050-LTLCardinality-13 735865 m, 7038 m/sec, 3300196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 100/237 34/2000 CANConstruction-PT-050-LTLCardinality-13 771892 m, 7205 m/sec, 3466664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 105/237 36/2000 CANConstruction-PT-050-LTLCardinality-13 807984 m, 7218 m/sec, 3634611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 110/237 37/2000 CANConstruction-PT-050-LTLCardinality-13 843450 m, 7093 m/sec, 3801084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 115/237 39/2000 CANConstruction-PT-050-LTLCardinality-13 880335 m, 7377 m/sec, 3971882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 120/237 40/2000 CANConstruction-PT-050-LTLCardinality-13 913235 m, 6580 m/sec, 4130361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 125/237 41/2000 CANConstruction-PT-050-LTLCardinality-13 948916 m, 7136 m/sec, 4292463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 214
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 130/237 42/2000 CANConstruction-PT-050-LTLCardinality-13 978249 m, 5866 m/sec, 4458403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 135/237 43/2000 CANConstruction-PT-050-LTLCardinality-13 1006205 m, 5591 m/sec, 4635502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 140/237 45/2000 CANConstruction-PT-050-LTLCardinality-13 1039129 m, 6584 m/sec, 4813695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 145/237 46/2000 CANConstruction-PT-050-LTLCardinality-13 1070509 m, 6276 m/sec, 4984126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 219
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 150/237 47/2000 CANConstruction-PT-050-LTLCardinality-13 1092337 m, 4365 m/sec, 5158791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 155/237 47/2000 CANConstruction-PT-050-LTLCardinality-13 1099131 m, 1358 m/sec, 5333486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 160/237 47/2000 CANConstruction-PT-050-LTLCardinality-13 1100455 m, 264 m/sec, 5506533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 165/237 47/2000 CANConstruction-PT-050-LTLCardinality-13 1101350 m, 179 m/sec, 5675293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 170/237 47/2000 CANConstruction-PT-050-LTLCardinality-13 1101846 m, 99 m/sec, 5848299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 175/237 47/2000 CANConstruction-PT-050-LTLCardinality-13 1102338 m, 98 m/sec, 6020912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 180/237 47/2000 CANConstruction-PT-050-LTLCardinality-13 1102745 m, 81 m/sec, 6191032 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 185/237 49/2000 CANConstruction-PT-050-LTLCardinality-13 1131185 m, 5688 m/sec, 6366064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 190/237 51/2000 CANConstruction-PT-050-LTLCardinality-13 1164065 m, 6576 m/sec, 6544678 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 195/237 52/2000 CANConstruction-PT-050-LTLCardinality-13 1200163 m, 7219 m/sec, 6721604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 200/237 54/2000 CANConstruction-PT-050-LTLCardinality-13 1234960 m, 6959 m/sec, 6902374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 205/237 55/2000 CANConstruction-PT-050-LTLCardinality-13 1268058 m, 6619 m/sec, 7077353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 210/237 57/2000 CANConstruction-PT-050-LTLCardinality-13 1300700 m, 6528 m/sec, 7253649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 215/237 59/2000 CANConstruction-PT-050-LTLCardinality-13 1334367 m, 6733 m/sec, 7432943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 220/237 61/2000 CANConstruction-PT-050-LTLCardinality-13 1367166 m, 6559 m/sec, 7612465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 225/237 62/2000 CANConstruction-PT-050-LTLCardinality-13 1399720 m, 6510 m/sec, 7789400 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 230/237 63/2000 CANConstruction-PT-050-LTLCardinality-13 1431685 m, 6393 m/sec, 7967787 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 235/237 65/2000 CANConstruction-PT-050-LTLCardinality-13 1464442 m, 6551 m/sec, 8146319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 48 (type EXCL) for CANConstruction-PT-050-LTLCardinality-13 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-12: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 45 (type EXCL) for 40 CANConstruction-PT-050-LTLCardinality-12
[[35mlola[0m][I] time limit : 236 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 CANConstruction-PT-050-LTLCardinality-13
[[35mlola[0m][I] time limit : 2368 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 45 (type EXCL) for CANConstruction-PT-050-LTLCardinality-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 78
[[35mlola[0m][I] fired transitions : 78
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 48 LTL EXCL 5/236 4/5 CANConstruction-PT-050-LTLCardinality-13 49033 m, -283081 m/sec, 179795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 246
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 48 (type EXCL) for CANConstruction-PT-050-LTLCardinality-13 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-03: AR 0 1 0 0 3 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-04: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-08: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 CANConstruction-PT-050-LTLCardinality-10
[[35mlola[0m][I] time limit : 262 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for CANConstruction-PT-050-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 78
[[35mlola[0m][I] fired transitions : 78
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 CANConstruction-PT-050-LTLCardinality-09
[[35mlola[0m][I] time limit : 294 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for CANConstruction-PT-050-LTLCardinality-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 78
[[35mlola[0m][I] fired transitions : 78
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 CANConstruction-PT-050-LTLCardinality-07
[[35mlola[0m][I] time limit : 336 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for CANConstruction-PT-050-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 78
[[35mlola[0m][I] fired transitions : 78
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 CANConstruction-PT-050-LTLCardinality-05
[[35mlola[0m][I] time limit : 393 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for CANConstruction-PT-050-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 78
[[35mlola[0m][I] fired transitions : 78
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 12 CANConstruction-PT-050-LTLCardinality-04
[[35mlola[0m][I] time limit : 471 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for CANConstruction-PT-050-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 78
[[35mlola[0m][I] fired transitions : 78
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 72 (type EXCL) for 9 CANConstruction-PT-050-LTLCardinality-03
[[35mlola[0m][I] time limit : 786 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 72 (type EXCL) for CANConstruction-PT-050-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 CANConstruction-PT-050-LTLCardinality-08
[[35mlola[0m][I] time limit : 1179 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for CANConstruction-PT-050-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 60
[[35mlola[0m][I] fired transitions : 60
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 CANConstruction-PT-050-LTLCardinality-01
[[35mlola[0m][I] time limit : 2357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 4/2357 5/2000 CANConstruction-PT-050-LTLCardinality-01 68375 m, 13675 m/sec, 143056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 9/2357 9/2000 CANConstruction-PT-050-LTLCardinality-01 145771 m, 15479 m/sec, 301129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 14/2357 13/2000 CANConstruction-PT-050-LTLCardinality-01 217987 m, 14443 m/sec, 452948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 19/2357 18/2000 CANConstruction-PT-050-LTLCardinality-01 291901 m, 14782 m/sec, 606889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 24/2357 21/2000 CANConstruction-PT-050-LTLCardinality-01 364916 m, 14603 m/sec, 758016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 29/2357 26/2000 CANConstruction-PT-050-LTLCardinality-01 435635 m, 14143 m/sec, 908691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 34/2357 30/2000 CANConstruction-PT-050-LTLCardinality-01 508128 m, 14498 m/sec, 1057904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 39/2357 34/2000 CANConstruction-PT-050-LTLCardinality-01 575948 m, 13564 m/sec, 1202278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 44/2357 38/2000 CANConstruction-PT-050-LTLCardinality-01 644100 m, 13630 m/sec, 1346397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 49/2357 41/2000 CANConstruction-PT-050-LTLCardinality-01 711967 m, 13573 m/sec, 1487840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 54/2357 46/2000 CANConstruction-PT-050-LTLCardinality-01 780505 m, 13707 m/sec, 1634666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 59/2357 50/2000 CANConstruction-PT-050-LTLCardinality-01 853554 m, 14609 m/sec, 1784819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 64/2357 53/2000 CANConstruction-PT-050-LTLCardinality-01 922743 m, 13837 m/sec, 1930145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 69/2357 57/2000 CANConstruction-PT-050-LTLCardinality-01 989854 m, 13422 m/sec, 2073899 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 74/2357 61/2000 CANConstruction-PT-050-LTLCardinality-01 1058583 m, 13745 m/sec, 2216731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 79/2357 65/2000 CANConstruction-PT-050-LTLCardinality-01 1123823 m, 13048 m/sec, 2358512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 84/2357 69/2000 CANConstruction-PT-050-LTLCardinality-01 1192421 m, 13719 m/sec, 2501507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 89/2357 72/2000 CANConstruction-PT-050-LTLCardinality-01 1258475 m, 13210 m/sec, 2639296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 336
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 94/2357 76/2000 CANConstruction-PT-050-LTLCardinality-01 1319871 m, 12279 m/sec, 2775613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 99/2357 80/2000 CANConstruction-PT-050-LTLCardinality-01 1384832 m, 12992 m/sec, 2911402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 104/2357 83/2000 CANConstruction-PT-050-LTLCardinality-01 1451112 m, 13256 m/sec, 3049705 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 109/2357 86/2000 CANConstruction-PT-050-LTLCardinality-01 1527993 m, 15376 m/sec, 3206623 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 114/2357 89/2000 CANConstruction-PT-050-LTLCardinality-01 1602285 m, 14858 m/sec, 3359180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 119/2357 92/2000 CANConstruction-PT-050-LTLCardinality-01 1675469 m, 14636 m/sec, 3510006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 124/2357 95/2000 CANConstruction-PT-050-LTLCardinality-01 1748944 m, 14695 m/sec, 3660058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 129/2357 98/2000 CANConstruction-PT-050-LTLCardinality-01 1822214 m, 14654 m/sec, 3808447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 134/2357 101/2000 CANConstruction-PT-050-LTLCardinality-01 1895713 m, 14699 m/sec, 3957551 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 139/2357 104/2000 CANConstruction-PT-050-LTLCardinality-01 1967715 m, 14400 m/sec, 4103889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 375
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 144/2357 107/2000 CANConstruction-PT-050-LTLCardinality-01 2039043 m, 14265 m/sec, 4249045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 149/2357 110/2000 CANConstruction-PT-050-LTLCardinality-01 2109887 m, 14168 m/sec, 4393565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 154/2357 113/2000 CANConstruction-PT-050-LTLCardinality-01 2181321 m, 14286 m/sec, 4539680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 159/2357 116/2000 CANConstruction-PT-050-LTLCardinality-01 2254331 m, 14602 m/sec, 4690078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 164/2357 119/2000 CANConstruction-PT-050-LTLCardinality-01 2326176 m, 14369 m/sec, 4838730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 169/2357 122/2000 CANConstruction-PT-050-LTLCardinality-01 2396261 m, 14017 m/sec, 4984463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 174/2357 125/2000 CANConstruction-PT-050-LTLCardinality-01 2467472 m, 14242 m/sec, 5130423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 408
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 179/2357 128/2000 CANConstruction-PT-050-LTLCardinality-01 2538126 m, 14130 m/sec, 5274300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 184/2357 131/2000 CANConstruction-PT-050-LTLCardinality-01 2607703 m, 13915 m/sec, 5416138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 189/2357 134/2000 CANConstruction-PT-050-LTLCardinality-01 2677151 m, 13889 m/sec, 5558057 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 194/2357 137/2000 CANConstruction-PT-050-LTLCardinality-01 2744872 m, 13544 m/sec, 5696531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 199/2357 140/2000 CANConstruction-PT-050-LTLCardinality-01 2812862 m, 13598 m/sec, 5835944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 204/2357 142/2000 CANConstruction-PT-050-LTLCardinality-01 2882401 m, 13907 m/sec, 5978573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 209/2357 146/2000 CANConstruction-PT-050-LTLCardinality-01 2955564 m, 14632 m/sec, 6129320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 214/2357 149/2000 CANConstruction-PT-050-LTLCardinality-01 3027630 m, 14413 m/sec, 6278457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 219/2357 152/2000 CANConstruction-PT-050-LTLCardinality-01 3098830 m, 14240 m/sec, 6426477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 224/2357 155/2000 CANConstruction-PT-050-LTLCardinality-01 3170911 m, 14416 m/sec, 6574221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 229/2357 157/2000 CANConstruction-PT-050-LTLCardinality-01 3242739 m, 14365 m/sec, 6720486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 234/2357 160/2000 CANConstruction-PT-050-LTLCardinality-01 3313437 m, 14139 m/sec, 6864607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 239/2357 163/2000 CANConstruction-PT-050-LTLCardinality-01 3383945 m, 14101 m/sec, 7008668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 466
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 244/2357 166/2000 CANConstruction-PT-050-LTLCardinality-01 3453044 m, 13819 m/sec, 7150030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 249/2357 169/2000 CANConstruction-PT-050-LTLCardinality-01 3522208 m, 13832 m/sec, 7291754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 254/2357 172/2000 CANConstruction-PT-050-LTLCardinality-01 3592152 m, 13988 m/sec, 7435943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 259/2357 175/2000 CANConstruction-PT-050-LTLCardinality-01 3664086 m, 14386 m/sec, 7585424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 264/2357 178/2000 CANConstruction-PT-050-LTLCardinality-01 3733835 m, 13949 m/sec, 7731069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 269/2357 181/2000 CANConstruction-PT-050-LTLCardinality-01 3801010 m, 13435 m/sec, 7872038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 274/2357 184/2000 CANConstruction-PT-050-LTLCardinality-01 3870110 m, 13820 m/sec, 8014182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 279/2357 186/2000 CANConstruction-PT-050-LTLCardinality-01 3938662 m, 13710 m/sec, 8154599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 284/2357 189/2000 CANConstruction-PT-050-LTLCardinality-01 4006171 m, 13501 m/sec, 8292893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 289/2357 192/2000 CANConstruction-PT-050-LTLCardinality-01 4073455 m, 13456 m/sec, 8431105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 294/2357 195/2000 CANConstruction-PT-050-LTLCardinality-01 4139290 m, 13167 m/sec, 8566440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 299/2357 197/2000 CANConstruction-PT-050-LTLCardinality-01 4205493 m, 13240 m/sec, 8702854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 304/2357 201/2000 CANConstruction-PT-050-LTLCardinality-01 4270820 m, 13065 m/sec, 8840365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 309/2357 205/2000 CANConstruction-PT-050-LTLCardinality-01 4342722 m, 14380 m/sec, 8990732 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 314/2357 209/2000 CANConstruction-PT-050-LTLCardinality-01 4414899 m, 14435 m/sec, 9139873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 319/2357 213/2000 CANConstruction-PT-050-LTLCardinality-01 4479384 m, 12897 m/sec, 9280398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 324/2357 217/2000 CANConstruction-PT-050-LTLCardinality-01 4550498 m, 14222 m/sec, 9427758 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 329/2357 221/2000 CANConstruction-PT-050-LTLCardinality-01 4617789 m, 13458 m/sec, 9569863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 334/2357 225/2000 CANConstruction-PT-050-LTLCardinality-01 4683615 m, 13165 m/sec, 9711166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 339/2357 228/2000 CANConstruction-PT-050-LTLCardinality-01 4750714 m, 13419 m/sec, 9850650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 344/2357 232/2000 CANConstruction-PT-050-LTLCardinality-01 4812583 m, 12373 m/sec, 9985761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 349/2357 236/2000 CANConstruction-PT-050-LTLCardinality-01 4876624 m, 12808 m/sec, 10121875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 564
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 354/2357 239/2000 CANConstruction-PT-050-LTLCardinality-01 4939988 m, 12672 m/sec, 10255064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 359/2357 243/2000 CANConstruction-PT-050-LTLCardinality-01 5002836 m, 12569 m/sec, 10392680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 364/2357 247/2000 CANConstruction-PT-050-LTLCardinality-01 5071487 m, 13730 m/sec, 10534774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 369/2357 250/2000 CANConstruction-PT-050-LTLCardinality-01 5136746 m, 13051 m/sec, 10672025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 374/2357 254/2000 CANConstruction-PT-050-LTLCardinality-01 5197990 m, 12248 m/sec, 10807001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 379/2357 258/2000 CANConstruction-PT-050-LTLCardinality-01 5262401 m, 12882 m/sec, 10941821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 594
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 384/2357 261/2000 CANConstruction-PT-050-LTLCardinality-01 5323966 m, 12313 m/sec, 11074946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 389/2357 265/2000 CANConstruction-PT-050-LTLCardinality-01 5387142 m, 12635 m/sec, 11211286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 603
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 394/2357 268/2000 CANConstruction-PT-050-LTLCardinality-01 5450791 m, 12729 m/sec, 11344796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 608
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 399/2357 272/2000 CANConstruction-PT-050-LTLCardinality-01 5508970 m, 11635 m/sec, 11474618 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 404/2357 275/2000 CANConstruction-PT-050-LTLCardinality-01 5570043 m, 12214 m/sec, 11605790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 409/2357 278/2000 CANConstruction-PT-050-LTLCardinality-01 5630313 m, 12054 m/sec, 11733422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 414/2357 282/2000 CANConstruction-PT-050-LTLCardinality-01 5701202 m, 14177 m/sec, 11879980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 419/2357 285/2000 CANConstruction-PT-050-LTLCardinality-01 5773230 m, 14405 m/sec, 12028950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 632
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 424/2357 288/2000 CANConstruction-PT-050-LTLCardinality-01 5844541 m, 14262 m/sec, 12176575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 636
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 429/2357 291/2000 CANConstruction-PT-050-LTLCardinality-01 5914008 m, 13893 m/sec, 12321280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 434/2357 294/2000 CANConstruction-PT-050-LTLCardinality-01 5987494 m, 14697 m/sec, 12470365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 644
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 439/2357 297/2000 CANConstruction-PT-050-LTLCardinality-01 6058697 m, 14240 m/sec, 12615482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 648
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 444/2357 300/2000 CANConstruction-PT-050-LTLCardinality-01 6127960 m, 13852 m/sec, 12757124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 449/2357 303/2000 CANConstruction-PT-050-LTLCardinality-01 6198672 m, 14142 m/sec, 12901430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 657
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 454/2357 305/2000 CANConstruction-PT-050-LTLCardinality-01 6267742 m, 13814 m/sec, 13042650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 660
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 459/2357 308/2000 CANConstruction-PT-050-LTLCardinality-01 6335173 m, 13486 m/sec, 13181302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 664
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 464/2357 311/2000 CANConstruction-PT-050-LTLCardinality-01 6405759 m, 14117 m/sec, 13327064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 469/2357 314/2000 CANConstruction-PT-050-LTLCardinality-01 6474916 m, 13831 m/sec, 13471407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 474/2357 317/2000 CANConstruction-PT-050-LTLCardinality-01 6543523 m, 13721 m/sec, 13614587 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 676
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 479/2357 320/2000 CANConstruction-PT-050-LTLCardinality-01 6610312 m, 13357 m/sec, 13754886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 484/2357 323/2000 CANConstruction-PT-050-LTLCardinality-01 6681205 m, 14178 m/sec, 13899444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 682
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 489/2357 326/2000 CANConstruction-PT-050-LTLCardinality-01 6749905 m, 13740 m/sec, 14040140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 494/2357 329/2000 CANConstruction-PT-050-LTLCardinality-01 6816716 m, 13362 m/sec, 14177478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 688
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 499/2357 331/2000 CANConstruction-PT-050-LTLCardinality-01 6884926 m, 13642 m/sec, 14317337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 504/2357 334/2000 CANConstruction-PT-050-LTLCardinality-01 6951546 m, 13324 m/sec, 14454313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 509/2357 337/2000 CANConstruction-PT-050-LTLCardinality-01 7016617 m, 13014 m/sec, 14588837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 702
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 514/2357 340/2000 CANConstruction-PT-050-LTLCardinality-01 7086158 m, 13908 m/sec, 14732550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 519/2357 343/2000 CANConstruction-PT-050-LTLCardinality-01 7155435 m, 13855 m/sec, 14876825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 524/2357 346/2000 CANConstruction-PT-050-LTLCardinality-01 7223998 m, 13712 m/sec, 15020042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 718
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 529/2357 349/2000 CANConstruction-PT-050-LTLCardinality-01 7290366 m, 13273 m/sec, 15159669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 534/2357 351/2000 CANConstruction-PT-050-LTLCardinality-01 7360617 m, 14050 m/sec, 15303151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 539/2357 354/2000 CANConstruction-PT-050-LTLCardinality-01 7429007 m, 13678 m/sec, 15442972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 732
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 544/2357 357/2000 CANConstruction-PT-050-LTLCardinality-01 7495729 m, 13344 m/sec, 15580163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 737
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 549/2357 360/2000 CANConstruction-PT-050-LTLCardinality-01 7562766 m, 13407 m/sec, 15717584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 742
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 554/2357 362/2000 CANConstruction-PT-050-LTLCardinality-01 7627330 m, 12912 m/sec, 15850532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 746
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 559/2357 365/2000 CANConstruction-PT-050-LTLCardinality-01 7691234 m, 12780 m/sec, 15982138 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 750
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 564/2357 368/2000 CANConstruction-PT-050-LTLCardinality-01 7756249 m, 13003 m/sec, 16117240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 755
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 569/2357 371/2000 CANConstruction-PT-050-LTLCardinality-01 7822006 m, 13151 m/sec, 16255083 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 759
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 574/2357 373/2000 CANConstruction-PT-050-LTLCardinality-01 7886647 m, 12928 m/sec, 16391107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 763
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 579/2357 376/2000 CANConstruction-PT-050-LTLCardinality-01 7949623 m, 12595 m/sec, 16524392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 768
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 584/2357 379/2000 CANConstruction-PT-050-LTLCardinality-01 8014210 m, 12917 m/sec, 16658737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 772
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 589/2357 382/2000 CANConstruction-PT-050-LTLCardinality-01 8078152 m, 12788 m/sec, 16790214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 777
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 594/2357 384/2000 CANConstruction-PT-050-LTLCardinality-01 8142459 m, 12861 m/sec, 16922793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 599/2357 387/2000 CANConstruction-PT-050-LTLCardinality-01 8206468 m, 12801 m/sec, 17054804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 785
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 604/2357 390/2000 CANConstruction-PT-050-LTLCardinality-01 8270682 m, 12842 m/sec, 17187544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 789
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 609/2357 392/2000 CANConstruction-PT-050-LTLCardinality-01 8334258 m, 12715 m/sec, 17319067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 792
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 614/2357 395/2000 CANConstruction-PT-050-LTLCardinality-01 8396670 m, 12482 m/sec, 17449322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 797
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 619/2357 398/2000 CANConstruction-PT-050-LTLCardinality-01 8465293 m, 13724 m/sec, 17595130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 803
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 624/2357 402/2000 CANConstruction-PT-050-LTLCardinality-01 8535714 m, 14084 m/sec, 17740194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 808
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 629/2357 405/2000 CANConstruction-PT-050-LTLCardinality-01 8601014 m, 13060 m/sec, 17879761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 813
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 634/2357 409/2000 CANConstruction-PT-050-LTLCardinality-01 8667741 m, 13345 m/sec, 18020536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 818
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 639/2357 412/2000 CANConstruction-PT-050-LTLCardinality-01 8733979 m, 13247 m/sec, 18158555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 822
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 644/2357 415/2000 CANConstruction-PT-050-LTLCardinality-01 8796718 m, 12547 m/sec, 18295806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 826
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 649/2357 418/2000 CANConstruction-PT-050-LTLCardinality-01 8864312 m, 13518 m/sec, 18435723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 829
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 654/2357 421/2000 CANConstruction-PT-050-LTLCardinality-01 8928747 m, 12887 m/sec, 18570703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 832
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 659/2357 425/2000 CANConstruction-PT-050-LTLCardinality-01 8989307 m, 12112 m/sec, 18704808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 836
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 664/2357 428/2000 CANConstruction-PT-050-LTLCardinality-01 9053167 m, 12772 m/sec, 18838461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 839
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 669/2357 431/2000 CANConstruction-PT-050-LTLCardinality-01 9115319 m, 12430 m/sec, 18970996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 843
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 674/2357 434/2000 CANConstruction-PT-050-LTLCardinality-01 9180304 m, 12997 m/sec, 19110153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 848
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 679/2357 437/2000 CANConstruction-PT-050-LTLCardinality-01 9246753 m, 13289 m/sec, 19248267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 853
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 684/2357 441/2000 CANConstruction-PT-050-LTLCardinality-01 9305213 m, 11692 m/sec, 19375632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 858
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-03: AR false state space /EU[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-04: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-08: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-09: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mCANConstruction-PT-050-LTLCardinality-11: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-12: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mCANConstruction-PT-050-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-01: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-13: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] CANConstruction-PT-050-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 LTL EXCL 691/2357 442/2000 CANConstruction-PT-050-LTLCardinality-01 9327797 m, 4516 m/sec, 19425872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1934 secs. Pages in use: 860
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 401 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANConstruction-PT-050"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is CANConstruction-PT-050, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r071-tall-171620506400043"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CANConstruction-PT-050.tgz
mv CANConstruction-PT-050 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;