About the Execution of 2023-gold for BridgeAndVehicles-COL-V50P20N20
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
1890.752 | 9027.00 | 24496.00 | 74.60 | TTTTTTTFFFFTTFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r065-tajo-171620414300049.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool gold2023
Input is BridgeAndVehicles-COL-V50P20N20, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r065-tajo-171620414300049
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 8.4K Apr 13 00:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Apr 13 00:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Apr 13 00:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K Apr 13 00:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.5K Apr 13 01:32 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 64K Apr 13 01:32 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 01:27 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 93K Apr 13 01:27 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 42K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-01
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-07
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-11
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14
FORMULA_NAME BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1716623347621
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=gold2023
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BridgeAndVehicles-COL-V50P20N20
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2024-05-25 07:49:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2024-05-25 07:49:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2024-05-25 07:49:09] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2024-05-25 07:49:10] [WARNING] Using fallBack plugin, rng conformance not checked
[2024-05-25 07:49:10] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 479 ms
[2024-05-25 07:49:10] [INFO ] Imported 15 HL places and 11 HL transitions for a total of 138 PT places and 218878.0 transition bindings in 22 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 24 ms.
Working with output stream class java.io.PrintStream
[2024-05-25 07:49:10] [INFO ] Built PT skeleton of HLPN with 15 places and 11 transitions 56 arcs in 5 ms.
[2024-05-25 07:49:10] [INFO ] Skeletonized 16 HLPN properties in 1 ms.
Remains 16 properties that can be checked using skeleton over-approximation.
Reduce places removed 3 places and 0 transitions.
Computed a total of 9 stabilizing places and 6 stable transitions
Graph (complete) has 22 edges and 12 vertex of which 10 are kept as prefixes of interest. Removing 2 places using SCC suffix rule.2 ms
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
[2024-05-25 07:49:10] [INFO ] Flatten gal took : 16 ms
[2024-05-25 07:49:10] [INFO ] Flatten gal took : 3 ms
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-07 FALSE TECHNIQUES CPN_APPROX
Arc [1:1*[(MOD (ADD $cA 1) 51)]] contains successor/predecessor on variables of sort voitureA
Arc [6:1*[(MOD (ADD (MOD (MINUS $cB 1) 51) 51) 51)]] contains successor/predecessor on variables of sort voitureB
Arc [13:1*[(MOD (ADD $cpt 1) 21)]] contains successor/predecessor on variables of sort compteur
Arc [14:1*[(MOD (ADD $s 1) 2)]] contains successor/predecessor on variables of sort sens
[2024-05-25 07:49:10] [INFO ] Unfolded HLPN to a Petri net with 138 places and 2348 transitions 18090 arcs in 106 ms.
[2024-05-25 07:49:10] [INFO ] Unfolded 16 HLPN properties in 0 ms.
Incomplete random walk after 10000 steps, including 23 resets, run finished after 784 ms. (steps per millisecond=12 ) properties (out of 15) seen :7
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 6 resets, run finished after 198 ms. (steps per millisecond=50 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10000 steps, including 8 resets, run finished after 160 ms. (steps per millisecond=62 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10000 steps, including 9 resets, run finished after 135 ms. (steps per millisecond=74 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10000 steps, including 6 resets, run finished after 171 ms. (steps per millisecond=58 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10000 steps, including 9 resets, run finished after 143 ms. (steps per millisecond=69 ) properties (out of 8) seen :1
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10001 steps, including 6 resets, run finished after 105 ms. (steps per millisecond=95 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 10 resets, run finished after 191 ms. (steps per millisecond=52 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2024-05-25 07:49:12] [INFO ] Flow matrix only has 290 transitions (discarded 2058 similar events)
// Phase 1: matrix 290 rows 138 cols
[2024-05-25 07:49:12] [INFO ] Computed 7 invariants in 16 ms
[2024-05-25 07:49:13] [INFO ] [Real]Absence check using 7 positive place invariants in 3 ms returned sat
[2024-05-25 07:49:13] [INFO ] After 226ms SMT Verify possible using all constraints in real domain returned unsat :7 sat :0
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-11 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-01 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 7 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
All properties solved without resorting to model-checking.
Total runtime 3197 ms.
starting LoLA
BK_INPUT BridgeAndVehicles-COL-V50P20N20
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1716623356648
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: TR BINDINGS
lola: LAUNCH task # 50 (type SKEL/FNDP) for 15 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SKEL/EQUN) for 15 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 53 (type SKEL/SRCH) for 15 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type SKEL/SRCH) for 15 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: TR BINDINGS DONE
lola: Places: 138, Transitions: 2348
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: @ trans enregistrement_A
lola: @ trans decision
lola: @ trans altern_cpt
lola: @ trans autorisation_A
lola: @ trans liberation_A
lola: @ trans enregistrement_B
lola: @ trans timeout_A
lola: @ trans timeout_B
lola: @ trans liberation_B
lola: @ trans basculement
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-51.sara.
lola: @ trans autorisation_B
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: FINISHED task # 54 (type SKEL/SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05
lola: result : false
lola: markings : 129292
lola: fired transitions : 213653
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 50 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 51 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05 (obsolete)
lola: CANCELED task # 53 (type SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05 (obsolete)
lola: LAUNCH task # 78 (type SKEL/FNDP) for 9 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type SKEL/FNDP) for 12 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 102 (type SKEL/EQUN) for 12 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 104 (type SKEL/SRCH) for 12 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type SKEL/EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05
lola: result : false
lola: FINISHED task # 50 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05
lola: result : unknown
lola: fired transitions : 410434
lola: tried executions : 7
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 104 (type SKEL/SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 101 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04 (obsolete)
lola: CANCELED task # 102 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04 (obsolete)
lola: LAUNCH task # 114 (type SKEL/FNDP) for 0 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type SKEL/FNDP) for 33 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type SKEL/EQUN) for 0 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03
lola: result : true
lola: fired transitions : 17
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 142 (type SKEL/FNDP) for 24 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 142 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08
lola: result : true
lola: fired transitions : 50
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 65 (type SKEL/FNDP) for 21 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-102.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-125.sara.
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
sara: error: :5: error: syntax error, unexpected $end, expecting KEY_TRANSITION
sara: error while reading Petri net from file -- aborting [#04]
sara: see manual for a documentation of this error
sara: last error message: No such file or directory
lola: FINISHED task # 125 (type SKEL/EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00
lola: result : unknown
lola: LAUNCH task # 138 (type SKEL/FNDP) for 27 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 102 (type SKEL/EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04
lola: result : unknown
lola: FINISHED task # 138 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09
lola: result : true
lola: fired transitions : 49
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 74 (type SKEL/FNDP) for 3 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: LAUNCH INITIAL
lola: LAUNCH task # 1 (type CNST) for 0 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 22 (type CNST) for 21 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 1 (type CNST) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 34 (type CNST) for 33 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-11
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: CANCELED task # 114 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00 (obsolete)
lola: FINISHED task # 34 (type CNST) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-11
lola: result : true
lola: CANCELED task # 117 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-11 (obsolete)
lola: LAUNCH task # 75 (type SKEL/FNDP) for 6 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 114 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00
lola: result : unknown
lola: fired transitions : 4201009
lola: tried executions : 4201010
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 117 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-11
lola: result : unknown
lola: fired transitions : 3814610
lola: tried executions : 3814611
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 22 (type CNST) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-07
lola: result : false
lola: CANCELED task # 65 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-07 (obsolete)
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH task # 76 (type SKEL/FNDP) for 45 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 132 (type SKEL/FNDP) for 42 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 65 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-07
lola: result : unknown
lola: fired transitions : 2957815
lola: tried executions : 15319
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 76 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15
lola: result : true
lola: fired transitions : 42
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 157 (type SKEL/FNDP) for 18 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 132 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14
lola: result : true
lola: fired transitions : 24
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 73 (type SKEL/FNDP) for 39 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 157 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 108 (type SKEL/FNDP) for 30 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 73 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13
lola: result : true
lola: fired transitions : 51
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 77 (type SKEL/FNDP) for 36 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 108 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10
lola: result : true
lola: fired transitions : 19
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: LAUNCH task # 89 (type SKEL/EQUN) for 3 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-89.sara.
lola: planning for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05 stopped (result already fixed).
lola: FINISHED task # 89 (type SKEL/EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-01
lola: result : false
lola: CANCELED task # 74 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-01 (obsolete)
lola: LAUNCH task # 115 (type SKEL/EQUN) for 6 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 123 (type SKEL/SRCH) for 6 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-01
lola: result : unknown
lola: fired transitions : 844524
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 123 (type SKEL/SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02
lola: result : false
lola: markings : 51
lola: fired transitions : 50
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 75 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02 (obsolete)
lola: CANCELED task # 115 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02 (obsolete)
lola: LAUNCH task # 94 (type SKEL/EQUN) for 36 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 96 (type SKEL/SRCH) for 36 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 97 (type SKEL/SRCH) for 36 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02
lola: result : unknown
lola: fired transitions : 216786
lola: tried executions : 4252
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 115 (type SKEL/EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-94.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 97 (type SKEL/SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12
lola: result : false
lola: markings : 7701
lola: fired transitions : 10200
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 77 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12 (obsolete)
lola: CANCELED task # 94 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12 (obsolete)
lola: CANCELED task # 96 (type SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12 (obsolete)
lola: FINISHED task # 77 (type SKEL/FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12
lola: result : unknown
lola: fired transitions : 106367
lola: tried executions : 531
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 94 (type SKEL/EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12
lola: result : false
lola: planning for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12 stopped (result already fixed).
lola: planning for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-01 stopped (result already fixed).
lola: planning for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02 stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 176 (type EXCL) for 24 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 172 (type FNDP) for 24 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 173 (type EQUN) for 24 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 175 (type SRCH) for 24 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 175 (type SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08
lola: result : true
lola: markings : 92
lola: fired transitions : 91
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 172 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 173 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08 (obsolete)
lola: CANCELED task # 176 (type EXCL) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08 (obsolete)
lola: LAUNCH task # 182 (type EXCL) for 45 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15
lola: time limit : 599 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 178 (type FNDP) for 45 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 179 (type EQUN) for 45 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 181 (type SRCH) for 45 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 178 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15
lola: result : true
lola: fired transitions : 42
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 179 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 181 (type SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15 (obsolete)
lola: CANCELED task # 182 (type EXCL) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15 (obsolete)
lola: LAUNCH task # 200 (type EXCL) for 42 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14
lola: time limit : 599 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 184 (type FNDP) for 9 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 185 (type EQUN) for 9 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: memory limit: 5 pages
lola: LAUNCH task # 187 (type SRCH) for 9 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 184 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03
lola: result : true
lola: fired transitions : 17
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 185 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03 (obsolete)
lola: CANCELED task # 187 (type SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03 (obsolete)
lola: LAUNCH task # 190 (type FNDP) for 18 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 191 (type EQUN) for 18 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 193 (type SRCH) for 18 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-173.sara.
lola: FINISHED task # 193 (type SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06
lola: result : true
lola: markings : 48
lola: fired transitions : 47
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 190 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06 (obsolete)
lola: CANCELED task # 191 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06 (obsolete)
lola: LAUNCH task # 196 (type FNDP) for 42 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 197 (type EQUN) for 42 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 199 (type SRCH) for 42 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 172 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08
lola: result : true
lola: fired transitions : 90
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 200 (type EXCL) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14
lola: result : true
lola: markings : 329
lola: fired transitions : 328
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 196 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 197 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14 (obsolete)
lola: CANCELED task # 199 (type SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-179.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-191.sara.
lola: FINISHED task # 196 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14
lola: result : true
lola: fired transitions : 104
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-185.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-197.sara.
lola: FINISHED task # 190 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06
lola: result : true
lola: fired transitions : 46
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 207 (type EXCL) for 27 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09
lola: time limit : 1199 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 203 (type FNDP) for 27 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 204 (type EQUN) for 27 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 206 (type SRCH) for 27 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 207 (type EXCL) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09
lola: result : true
lola: markings : 51
lola: fired transitions : 50
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: CANCELED task # 203 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 204 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09 (obsolete)
lola: CANCELED task # 206 (type SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 214 (type EXCL) for 39 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13
lola: time limit : 1798 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 210 (type FNDP) for 39 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 211 (type EQUN) for 39 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 213 (type SRCH) for 39 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 203 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09
lola: result : true
lola: fired transitions : 49
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 213 (type SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13
lola: result : true
lola: markings : 116
lola: fired transitions : 115
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 210 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 211 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13 (obsolete)
lola: CANCELED task # 214 (type EXCL) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13 (obsolete)
lola: LAUNCH task # 221 (type EXCL) for 30 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10
lola: time limit : 3597 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 217 (type FNDP) for 30 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 218 (type EQUN) for 30 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 220 (type SRCH) for 30 BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 210 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13
lola: result : true
lola: fired transitions : 114
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 217 (type FNDP) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10
lola: result : true
lola: fired transitions : 59
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 218 (type EQUN) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 220 (type SRCH) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10 (obsolete)
lola: CANCELED task # 221 (type EXCL) for BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-00: AG true preprocessing
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-01: AG true skeleton: state equation
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-02: AG true skeleton: tandem / insertion
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-03: EF true findpath
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-04: AG true skeleton: tandem / insertion
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-05: AG true skeleton: tandem / relaxed
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-06: EF true tandem / insertion
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-07: EF false preprocessing
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-08: AG false tandem / insertion
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-09: AG false tandem / relaxed
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-10: AG false findpath
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-11: AG true preprocessing
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-12: AG true skeleton: tandem / relaxed
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-13: AG false tandem / insertion
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-14: EF true tandem / relaxed
BridgeAndVehicles-COL-V50P20N20-ReachabilityCardinality-2024-15: EF true findpath
Time elapsed: 3 secs. Pages in use: 3
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-204.sara.
sara: place or transition ordering is non-deterministic
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-COL-V50P20N20"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="gold2023"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool gold2023"
echo " Input is BridgeAndVehicles-COL-V50P20N20, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r065-tajo-171620414300049"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-COL-V50P20N20.tgz
mv BridgeAndVehicles-COL-V50P20N20 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;