About the Execution of LoLA for BugTracking-PT-q3m064
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16154.100 | 3600000.00 | 3627552.00 | 955.50 | [undef] | Time out reached |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400600364.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
....................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BugTracking-PT-q3m064, examination is LTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400600364
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 16M
-rw-r--r-- 1 mcc users 11K May 14 13:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 105K May 14 13:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K May 14 13:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 62K May 14 13:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K May 19 07:13 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K May 19 17:54 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K May 14 13:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 95K May 14 13:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K May 14 13:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K May 14 13:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K May 19 07:10 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K May 19 15:23 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 7 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 16M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-00
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-01
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-02
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-03
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-04
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-05
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-06
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-07
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-08
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-09
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-10
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-11
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-12
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-13
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-14
FORMULA_NAME BugTracking-PT-q3m064-LTLFireability-15
=== Now, execution of the tool begins
BK_START 1717022345347
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLFireability.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 24601 transitions removed,514 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-02: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-06: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-07: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-15: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 BugTracking-PT-q3m064-LTLFireability-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 BugTracking-PT-q3m064-LTLFireability-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for BugTracking-PT-q3m064-LTLFireability-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 BugTracking-PT-q3m064-LTLFireability-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 BugTracking-PT-q3m064-LTLFireability-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for BugTracking-PT-q3m064-LTLFireability-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for BugTracking-PT-q3m064-LTLFireability-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for BugTracking-PT-q3m064-LTLFireability-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-12: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-14: LTL/CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-12: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-14: LTL/CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 43 (type EXCL) for 42 BugTracking-PT-q3m064-LTLFireability-14
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 43 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 65
[[35mlola[0m][I] fired transitions : 65
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 46 (type EXCL) for 45 BugTracking-PT-q3m064-LTLFireability-15
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 46 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 36 BugTracking-PT-q3m064-LTLFireability-12
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 65
[[35mlola[0m][I] fired transitions : 65
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 BugTracking-PT-q3m064-LTLFireability-11
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 2/396 5/2000 BugTracking-PT-q3m064-LTLFireability-11 596148 m, 119229 m/sec, 712253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 7/396 14/2000 BugTracking-PT-q3m064-LTLFireability-11 1702926 m, 221355 m/sec, 2003495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 12/396 23/2000 BugTracking-PT-q3m064-LTLFireability-11 2876653 m, 234745 m/sec, 3372843 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 17/396 31/2000 BugTracking-PT-q3m064-LTLFireability-11 4030955 m, 230860 m/sec, 4719526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 22/396 40/2000 BugTracking-PT-q3m064-LTLFireability-11 5186728 m, 231154 m/sec, 6067930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 27/396 49/2000 BugTracking-PT-q3m064-LTLFireability-11 6328643 m, 228383 m/sec, 7400164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 32/396 58/2000 BugTracking-PT-q3m064-LTLFireability-11 7438658 m, 222003 m/sec, 8695183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 37/396 66/2000 BugTracking-PT-q3m064-LTLFireability-11 8546257 m, 221519 m/sec, 9987382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 42/396 75/2000 BugTracking-PT-q3m064-LTLFireability-11 9653109 m, 221370 m/sec, 11278706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 47/396 83/2000 BugTracking-PT-q3m064-LTLFireability-11 10758573 m, 221092 m/sec, 12568418 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 52/396 92/2000 BugTracking-PT-q3m064-LTLFireability-11 11877346 m, 223754 m/sec, 13873654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 57/396 100/2000 BugTracking-PT-q3m064-LTLFireability-11 12995560 m, 223642 m/sec, 15178233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 62/396 109/2000 BugTracking-PT-q3m064-LTLFireability-11 14096077 m, 220103 m/sec, 16462170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 67/396 117/2000 BugTracking-PT-q3m064-LTLFireability-11 15219997 m, 224784 m/sec, 17773410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 72/396 126/2000 BugTracking-PT-q3m064-LTLFireability-11 16344287 m, 224858 m/sec, 19085082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 77/396 134/2000 BugTracking-PT-q3m064-LTLFireability-11 17479620 m, 227066 m/sec, 20409639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 82/396 143/2000 BugTracking-PT-q3m064-LTLFireability-11 18635456 m, 231167 m/sec, 21758114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 87/396 151/2000 BugTracking-PT-q3m064-LTLFireability-11 19645057 m, 201920 m/sec, 22935982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 92/396 159/2000 BugTracking-PT-q3m064-LTLFireability-11 20649088 m, 200806 m/sec, 24107349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 97/396 166/2000 BugTracking-PT-q3m064-LTLFireability-11 21652172 m, 200616 m/sec, 25277617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 102/396 174/2000 BugTracking-PT-q3m064-LTLFireability-11 22682373 m, 206040 m/sec, 26479514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 107/396 183/2000 BugTracking-PT-q3m064-LTLFireability-11 23822341 m, 227993 m/sec, 27809478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 112/396 192/2000 BugTracking-PT-q3m064-LTLFireability-11 24962184 m, 227968 m/sec, 29139296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 117/396 200/2000 BugTracking-PT-q3m064-LTLFireability-11 26095922 m, 226747 m/sec, 30461990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 122/396 209/2000 BugTracking-PT-q3m064-LTLFireability-11 27231811 m, 227177 m/sec, 31787196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 127/396 218/2000 BugTracking-PT-q3m064-LTLFireability-11 28362742 m, 226186 m/sec, 33106612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 132/396 227/2000 BugTracking-PT-q3m064-LTLFireability-11 29503576 m, 228166 m/sec, 34437586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 137/396 235/2000 BugTracking-PT-q3m064-LTLFireability-11 30639614 m, 227207 m/sec, 35762966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 142/396 244/2000 BugTracking-PT-q3m064-LTLFireability-11 31774707 m, 227018 m/sec, 37087239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 147/396 253/2000 BugTracking-PT-q3m064-LTLFireability-11 32909691 m, 226996 m/sec, 38411390 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 152/396 261/2000 BugTracking-PT-q3m064-LTLFireability-11 34042093 m, 226480 m/sec, 39732523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 157/396 270/2000 BugTracking-PT-q3m064-LTLFireability-11 35174710 m, 226523 m/sec, 41053912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 162/396 279/2000 BugTracking-PT-q3m064-LTLFireability-11 36305405 m, 226139 m/sec, 42373055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 167/396 287/2000 BugTracking-PT-q3m064-LTLFireability-11 37435766 m, 226072 m/sec, 43691810 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 287
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 172/396 296/2000 BugTracking-PT-q3m064-LTLFireability-11 38569745 m, 226795 m/sec, 45014782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 177/396 305/2000 BugTracking-PT-q3m064-LTLFireability-11 39706054 m, 227261 m/sec, 46340475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 182/396 313/2000 BugTracking-PT-q3m064-LTLFireability-11 40837120 m, 226213 m/sec, 47660056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 187/396 322/2000 BugTracking-PT-q3m064-LTLFireability-11 41973358 m, 227247 m/sec, 48985665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 192/396 331/2000 BugTracking-PT-q3m064-LTLFireability-11 43103799 m, 226088 m/sec, 50304512 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 197/396 339/2000 BugTracking-PT-q3m064-LTLFireability-11 44235699 m, 226380 m/sec, 51625064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 202/396 348/2000 BugTracking-PT-q3m064-LTLFireability-11 45365651 m, 225990 m/sec, 52943339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 207/396 357/2000 BugTracking-PT-q3m064-LTLFireability-11 46495648 m, 225999 m/sec, 54261669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 212/396 365/2000 BugTracking-PT-q3m064-LTLFireability-11 47627405 m, 226351 m/sec, 55582054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 217/396 374/2000 BugTracking-PT-q3m064-LTLFireability-11 48758245 m, 226168 m/sec, 56901366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 222/396 383/2000 BugTracking-PT-q3m064-LTLFireability-11 49888249 m, 226000 m/sec, 58219704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 227/396 391/2000 BugTracking-PT-q3m064-LTLFireability-11 51019044 m, 226159 m/sec, 59538965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 232/396 400/2000 BugTracking-PT-q3m064-LTLFireability-11 52157949 m, 227781 m/sec, 60867686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 237/396 409/2000 BugTracking-PT-q3m064-LTLFireability-11 53311646 m, 230739 m/sec, 62213669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 242/396 418/2000 BugTracking-PT-q3m064-LTLFireability-11 54440990 m, 225868 m/sec, 63531235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 247/396 426/2000 BugTracking-PT-q3m064-LTLFireability-11 55572658 m, 226333 m/sec, 64851514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 252/396 435/2000 BugTracking-PT-q3m064-LTLFireability-11 56701446 m, 225757 m/sec, 66168437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 257/396 444/2000 BugTracking-PT-q3m064-LTLFireability-11 57833615 m, 226433 m/sec, 67489301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 262/396 452/2000 BugTracking-PT-q3m064-LTLFireability-11 58966329 m, 226542 m/sec, 68810798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 267/396 461/2000 BugTracking-PT-q3m064-LTLFireability-11 60097038 m, 226141 m/sec, 70129962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 272/396 470/2000 BugTracking-PT-q3m064-LTLFireability-11 61227611 m, 226114 m/sec, 71448960 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 277/396 478/2000 BugTracking-PT-q3m064-LTLFireability-11 62357992 m, 226076 m/sec, 72767739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 282/396 487/2000 BugTracking-PT-q3m064-LTLFireability-11 63486787 m, 225759 m/sec, 74084665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 287/396 496/2000 BugTracking-PT-q3m064-LTLFireability-11 64616401 m, 225922 m/sec, 75402550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 292/396 504/2000 BugTracking-PT-q3m064-LTLFireability-11 65749908 m, 226701 m/sec, 76724975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 297/396 513/2000 BugTracking-PT-q3m064-LTLFireability-11 66871360 m, 224290 m/sec, 78033333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 302/396 521/2000 BugTracking-PT-q3m064-LTLFireability-11 67876337 m, 200995 m/sec, 79205806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 307/396 528/2000 BugTracking-PT-q3m064-LTLFireability-11 68891967 m, 203126 m/sec, 80390708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 312/396 536/2000 BugTracking-PT-q3m064-LTLFireability-11 69924671 m, 206540 m/sec, 81595528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 536
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 317/396 545/2000 BugTracking-PT-q3m064-LTLFireability-11 71037132 m, 222492 m/sec, 82893401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 322/396 553/2000 BugTracking-PT-q3m064-LTLFireability-11 72163659 m, 225305 m/sec, 84207687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 327/396 562/2000 BugTracking-PT-q3m064-LTLFireability-11 73261750 m, 219618 m/sec, 85488790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 332/396 570/2000 BugTracking-PT-q3m064-LTLFireability-11 74352958 m, 218241 m/sec, 86761863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 570
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 337/396 578/2000 BugTracking-PT-q3m064-LTLFireability-11 75438323 m, 217073 m/sec, 88028123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 342/396 587/2000 BugTracking-PT-q3m064-LTLFireability-11 76532723 m, 218880 m/sec, 89304926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 347/396 595/2000 BugTracking-PT-q3m064-LTLFireability-11 77625406 m, 218536 m/sec, 90579723 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 352/396 604/2000 BugTracking-PT-q3m064-LTLFireability-11 78718179 m, 218554 m/sec, 91854627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 357/396 612/2000 BugTracking-PT-q3m064-LTLFireability-11 79807431 m, 217850 m/sec, 93125420 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 362/396 620/2000 BugTracking-PT-q3m064-LTLFireability-11 80900037 m, 218521 m/sec, 94400127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 367/396 629/2000 BugTracking-PT-q3m064-LTLFireability-11 81989597 m, 217912 m/sec, 95671276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 372/396 637/2000 BugTracking-PT-q3m064-LTLFireability-11 83056738 m, 213428 m/sec, 96916275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 377/396 645/2000 BugTracking-PT-q3m064-LTLFireability-11 84119822 m, 212616 m/sec, 98156539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 382/396 653/2000 BugTracking-PT-q3m064-LTLFireability-11 85185734 m, 213182 m/sec, 99400106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 387/396 661/2000 BugTracking-PT-q3m064-LTLFireability-11 86250806 m, 213014 m/sec, 100642687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 LTL EXCL 392/396 669/2000 BugTracking-PT-q3m064-LTLFireability-11 87316630 m, 213164 m/sec, 101886148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 669
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 34 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-11 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 31 (type EXCL) for 30 BugTracking-PT-q3m064-LTLFireability-10
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 BugTracking-PT-q3m064-LTLFireability-11
[[35mlola[0m][I] time limit : 3170 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 31 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 34 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-11 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-00: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-01: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-03: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-09: LTL/CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 BugTracking-PT-q3m064-LTLFireability-09
[[35mlola[0m][I] time limit : 452 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 28 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 65
[[35mlola[0m][I] fired transitions : 65
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 BugTracking-PT-q3m064-LTLFireability-05
[[35mlola[0m][I] time limit : 527 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 7
[[35mlola[0m][I] fired transitions : 7
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 BugTracking-PT-q3m064-LTLFireability-04
[[35mlola[0m][I] time limit : 633 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 BugTracking-PT-q3m064-LTLFireability-03
[[35mlola[0m][I] time limit : 791 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 65
[[35mlola[0m][I] fired transitions : 65
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 BugTracking-PT-q3m064-LTLFireability-01
[[35mlola[0m][I] time limit : 1055 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 3
[[35mlola[0m][I] fired transitions : 2
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BugTracking-PT-q3m064-LTLFireability-00
[[35mlola[0m][I] time limit : 1582 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for BugTracking-PT-q3m064-LTLFireability-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 65
[[35mlola[0m][I] fired transitions : 65
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 40 (type EXCL) for 39 BugTracking-PT-q3m064-LTLFireability-13
[[35mlola[0m][I] time limit : 3165 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 5/3165 1/2000 BugTracking-PT-q3m064-LTLFireability-13 53288 m, 10657 m/sec, 69801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 10/3165 1/2000 BugTracking-PT-q3m064-LTLFireability-13 109607 m, 11263 m/sec, 149018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 15/3165 2/2000 BugTracking-PT-q3m064-LTLFireability-13 165657 m, 11210 m/sec, 227881 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 20/3165 2/2000 BugTracking-PT-q3m064-LTLFireability-13 221359 m, 11140 m/sec, 306296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 25/3165 3/2000 BugTracking-PT-q3m064-LTLFireability-13 275661 m, 10860 m/sec, 382713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 30/3165 3/2000 BugTracking-PT-q3m064-LTLFireability-13 324956 m, 9859 m/sec, 452070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 35/3165 3/2000 BugTracking-PT-q3m064-LTLFireability-13 375481 m, 10105 m/sec, 523133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 40/3165 4/2000 BugTracking-PT-q3m064-LTLFireability-13 427374 m, 10378 m/sec, 596202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 45/3165 4/2000 BugTracking-PT-q3m064-LTLFireability-13 477913 m, 10107 m/sec, 667256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 50/3165 5/2000 BugTracking-PT-q3m064-LTLFireability-13 528031 m, 10023 m/sec, 737823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 55/3165 5/2000 BugTracking-PT-q3m064-LTLFireability-13 580471 m, 10488 m/sec, 811568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 60/3165 5/2000 BugTracking-PT-q3m064-LTLFireability-13 632697 m, 10445 m/sec, 885052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 65/3165 6/2000 BugTracking-PT-q3m064-LTLFireability-13 683537 m, 10168 m/sec, 956622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 70/3165 6/2000 BugTracking-PT-q3m064-LTLFireability-13 734876 m, 10267 m/sec, 1028848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 75/3165 7/2000 BugTracking-PT-q3m064-LTLFireability-13 790149 m, 11054 m/sec, 1106619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 80/3165 7/2000 BugTracking-PT-q3m064-LTLFireability-13 845327 m, 11035 m/sec, 1184254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 85/3165 7/2000 BugTracking-PT-q3m064-LTLFireability-13 900220 m, 10978 m/sec, 1261508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 90/3165 8/2000 BugTracking-PT-q3m064-LTLFireability-13 955267 m, 11009 m/sec, 1339011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 95/3165 8/2000 BugTracking-PT-q3m064-LTLFireability-13 1010803 m, 11107 m/sec, 1417110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 100/3165 9/2000 BugTracking-PT-q3m064-LTLFireability-13 1066169 m, 11073 m/sec, 1495016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 105/3165 9/2000 BugTracking-PT-q3m064-LTLFireability-13 1121326 m, 11031 m/sec, 1572680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 110/3165 9/2000 BugTracking-PT-q3m064-LTLFireability-13 1176479 m, 11030 m/sec, 1650232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 115/3165 10/2000 BugTracking-PT-q3m064-LTLFireability-13 1231611 m, 11026 m/sec, 1727850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 120/3165 10/2000 BugTracking-PT-q3m064-LTLFireability-13 1287035 m, 11084 m/sec, 1805798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 125/3165 11/2000 BugTracking-PT-q3m064-LTLFireability-13 1342461 m, 11085 m/sec, 1883797 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 130/3165 11/2000 BugTracking-PT-q3m064-LTLFireability-13 1397742 m, 11056 m/sec, 1961583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 135/3165 12/2000 BugTracking-PT-q3m064-LTLFireability-13 1452748 m, 11001 m/sec, 2038993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 140/3165 12/2000 BugTracking-PT-q3m064-LTLFireability-13 1507735 m, 10997 m/sec, 2116353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 145/3165 12/2000 BugTracking-PT-q3m064-LTLFireability-13 1562784 m, 11009 m/sec, 2193858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 150/3165 13/2000 BugTracking-PT-q3m064-LTLFireability-13 1617767 m, 10996 m/sec, 2271179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 155/3165 13/2000 BugTracking-PT-q3m064-LTLFireability-13 1673118 m, 11070 m/sec, 2349113 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 160/3165 14/2000 BugTracking-PT-q3m064-LTLFireability-13 1728985 m, 11173 m/sec, 2427737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 165/3165 14/2000 BugTracking-PT-q3m064-LTLFireability-13 1784760 m, 11155 m/sec, 2506185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 170/3165 14/2000 BugTracking-PT-q3m064-LTLFireability-13 1840516 m, 11151 m/sec, 2584616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 175/3165 15/2000 BugTracking-PT-q3m064-LTLFireability-13 1896193 m, 11135 m/sec, 2662961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 180/3165 15/2000 BugTracking-PT-q3m064-LTLFireability-13 1952005 m, 11162 m/sec, 2741501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 185/3165 16/2000 BugTracking-PT-q3m064-LTLFireability-13 2007718 m, 11142 m/sec, 2819898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 190/3165 16/2000 BugTracking-PT-q3m064-LTLFireability-13 2063297 m, 11115 m/sec, 2898145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 195/3165 17/2000 BugTracking-PT-q3m064-LTLFireability-13 2119026 m, 11145 m/sec, 2976559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 201/3165 17/2000 BugTracking-PT-q3m064-LTLFireability-13 2174521 m, 11099 m/sec, 3054607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 636 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 206/3165 17/2000 BugTracking-PT-q3m064-LTLFireability-13 2225008 m, 10097 m/sec, 3125667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 641 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 211/3165 18/2000 BugTracking-PT-q3m064-LTLFireability-13 2276510 m, 10300 m/sec, 3198116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 646 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 216/3165 18/2000 BugTracking-PT-q3m064-LTLFireability-13 2328177 m, 10333 m/sec, 3270817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 651 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 221/3165 19/2000 BugTracking-PT-q3m064-LTLFireability-13 2379665 m, 10297 m/sec, 3343312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 656 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 226/3165 19/2000 BugTracking-PT-q3m064-LTLFireability-13 2431166 m, 10300 m/sec, 3415784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 661 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 231/3165 19/2000 BugTracking-PT-q3m064-LTLFireability-13 2482763 m, 10319 m/sec, 3488340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 666 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 236/3165 20/2000 BugTracking-PT-q3m064-LTLFireability-13 2534499 m, 10347 m/sec, 3561141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 671 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 241/3165 20/2000 BugTracking-PT-q3m064-LTLFireability-13 2586155 m, 10331 m/sec, 3633873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 676 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 246/3165 20/2000 BugTracking-PT-q3m064-LTLFireability-13 2637919 m, 10352 m/sec, 3706665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 681 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 251/3165 21/2000 BugTracking-PT-q3m064-LTLFireability-13 2689559 m, 10328 m/sec, 3779326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 686 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 256/3165 21/2000 BugTracking-PT-q3m064-LTLFireability-13 2741245 m, 10337 m/sec, 3852104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 691 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 261/3165 22/2000 BugTracking-PT-q3m064-LTLFireability-13 2793007 m, 10352 m/sec, 3924895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 696 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 266/3165 22/2000 BugTracking-PT-q3m064-LTLFireability-13 2844751 m, 10348 m/sec, 3997700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 701 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 271/3165 22/2000 BugTracking-PT-q3m064-LTLFireability-13 2895179 m, 10085 m/sec, 4068670 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 706 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 276/3165 23/2000 BugTracking-PT-q3m064-LTLFireability-13 2943516 m, 9667 m/sec, 4136681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 711 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 281/3165 23/2000 BugTracking-PT-q3m064-LTLFireability-13 2991130 m, 9522 m/sec, 4203683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 716 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 286/3165 24/2000 BugTracking-PT-q3m064-LTLFireability-13 3041787 m, 10131 m/sec, 4275011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 721 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 291/3165 24/2000 BugTracking-PT-q3m064-LTLFireability-13 3091890 m, 10020 m/sec, 4345462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 726 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 296/3165 24/2000 BugTracking-PT-q3m064-LTLFireability-13 3141736 m, 9969 m/sec, 4415611 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 731 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 301/3165 25/2000 BugTracking-PT-q3m064-LTLFireability-13 3192664 m, 10185 m/sec, 4487260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 736 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 306/3165 25/2000 BugTracking-PT-q3m064-LTLFireability-13 3242246 m, 9916 m/sec, 4557027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 741 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 311/3165 25/2000 BugTracking-PT-q3m064-LTLFireability-13 3292677 m, 10086 m/sec, 4628034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 746 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 316/3165 26/2000 BugTracking-PT-q3m064-LTLFireability-13 3340990 m, 9662 m/sec, 4696027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 751 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 321/3165 26/2000 BugTracking-PT-q3m064-LTLFireability-13 3389512 m, 9704 m/sec, 4764260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 756 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 326/3165 27/2000 BugTracking-PT-q3m064-LTLFireability-13 3440054 m, 10108 m/sec, 4835421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 761 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 331/3165 27/2000 BugTracking-PT-q3m064-LTLFireability-13 3492402 m, 10469 m/sec, 4909034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 766 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 336/3165 27/2000 BugTracking-PT-q3m064-LTLFireability-13 3545508 m, 10621 m/sec, 4983806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 771 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 341/3165 28/2000 BugTracking-PT-q3m064-LTLFireability-13 3599350 m, 10768 m/sec, 5059527 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 776 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 346/3165 28/2000 BugTracking-PT-q3m064-LTLFireability-13 3653459 m, 10821 m/sec, 5135664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 781 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 351/3165 29/2000 BugTracking-PT-q3m064-LTLFireability-13 3708438 m, 10995 m/sec, 5213067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 786 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 356/3165 29/2000 BugTracking-PT-q3m064-LTLFireability-13 3756027 m, 9517 m/sec, 5280000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 791 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 361/3165 29/2000 BugTracking-PT-q3m064-LTLFireability-13 3808733 m, 10541 m/sec, 5354159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 796 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 366/3165 30/2000 BugTracking-PT-q3m064-LTLFireability-13 3858930 m, 10039 m/sec, 5424833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 801 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 371/3165 30/2000 BugTracking-PT-q3m064-LTLFireability-13 3915011 m, 11216 m/sec, 5503756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 806 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 376/3165 31/2000 BugTracking-PT-q3m064-LTLFireability-13 3971284 m, 11254 m/sec, 5582891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 811 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 381/3165 31/2000 BugTracking-PT-q3m064-LTLFireability-13 4027429 m, 11229 m/sec, 5661886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 816 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 386/3165 31/2000 BugTracking-PT-q3m064-LTLFireability-13 4083625 m, 11239 m/sec, 5740961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 821 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 391/3165 32/2000 BugTracking-PT-q3m064-LTLFireability-13 4139798 m, 11234 m/sec, 5820012 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 826 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 396/3165 32/2000 BugTracking-PT-q3m064-LTLFireability-13 4195925 m, 11225 m/sec, 5898974 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 831 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 401/3165 33/2000 BugTracking-PT-q3m064-LTLFireability-13 4251902 m, 11195 m/sec, 5977739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 836 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 406/3165 33/2000 BugTracking-PT-q3m064-LTLFireability-13 4307601 m, 11139 m/sec, 6056124 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 841 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 411/3165 33/2000 BugTracking-PT-q3m064-LTLFireability-13 4361760 m, 10831 m/sec, 6132343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 846 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 416/3165 34/2000 BugTracking-PT-q3m064-LTLFireability-13 4416064 m, 10860 m/sec, 6208749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 851 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 421/3165 34/2000 BugTracking-PT-q3m064-LTLFireability-13 4470191 m, 10825 m/sec, 6284914 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 856 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 426/3165 35/2000 BugTracking-PT-q3m064-LTLFireability-13 4524415 m, 10844 m/sec, 6361230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 861 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 431/3165 35/2000 BugTracking-PT-q3m064-LTLFireability-13 4578677 m, 10852 m/sec, 6437593 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 866 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 436/3165 36/2000 BugTracking-PT-q3m064-LTLFireability-13 4632873 m, 10839 m/sec, 6513871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 871 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 441/3165 36/2000 BugTracking-PT-q3m064-LTLFireability-13 4686945 m, 10814 m/sec, 6589935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 876 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 446/3165 36/2000 BugTracking-PT-q3m064-LTLFireability-13 4741147 m, 10840 m/sec, 6666181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 881 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 451/3165 37/2000 BugTracking-PT-q3m064-LTLFireability-13 4795435 m, 10857 m/sec, 6742568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 886 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 456/3165 37/2000 BugTracking-PT-q3m064-LTLFireability-13 4849857 m, 10884 m/sec, 6819151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 891 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 461/3165 38/2000 BugTracking-PT-q3m064-LTLFireability-13 4904140 m, 10856 m/sec, 6895534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 896 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 466/3165 38/2000 BugTracking-PT-q3m064-LTLFireability-13 4958426 m, 10857 m/sec, 6971924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 901 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 471/3165 38/2000 BugTracking-PT-q3m064-LTLFireability-13 5012997 m, 10914 m/sec, 7048702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 906 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 476/3165 39/2000 BugTracking-PT-q3m064-LTLFireability-13 5067487 m, 10898 m/sec, 7125394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 911 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 481/3165 39/2000 BugTracking-PT-q3m064-LTLFireability-13 5121859 m, 10874 m/sec, 7201904 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 916 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 486/3165 40/2000 BugTracking-PT-q3m064-LTLFireability-13 5176129 m, 10854 m/sec, 7278244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 921 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 491/3165 40/2000 BugTracking-PT-q3m064-LTLFireability-13 5227130 m, 10200 m/sec, 7350025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 926 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 496/3165 40/2000 BugTracking-PT-q3m064-LTLFireability-13 5279468 m, 10467 m/sec, 7423666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 931 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 501/3165 41/2000 BugTracking-PT-q3m064-LTLFireability-13 5331711 m, 10448 m/sec, 7497236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 936 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 506/3165 41/2000 BugTracking-PT-q3m064-LTLFireability-13 5384100 m, 10477 m/sec, 7570913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 941 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 511/3165 42/2000 BugTracking-PT-q3m064-LTLFireability-13 5436775 m, 10535 m/sec, 7645008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 946 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 516/3165 42/2000 BugTracking-PT-q3m064-LTLFireability-13 5489176 m, 10480 m/sec, 7718750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 951 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 521/3165 42/2000 BugTracking-PT-q3m064-LTLFireability-13 5541587 m, 10482 m/sec, 7792502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 956 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 526/3165 43/2000 BugTracking-PT-q3m064-LTLFireability-13 5593956 m, 10473 m/sec, 7866249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 961 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 531/3165 43/2000 BugTracking-PT-q3m064-LTLFireability-13 5646376 m, 10484 m/sec, 7939986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 966 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 536/3165 44/2000 BugTracking-PT-q3m064-LTLFireability-13 5699044 m, 10533 m/sec, 8014071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 971 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 541/3165 44/2000 BugTracking-PT-q3m064-LTLFireability-13 5751379 m, 10467 m/sec, 8087706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 976 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 546/3165 44/2000 BugTracking-PT-q3m064-LTLFireability-13 5803794 m, 10483 m/sec, 8161462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 981 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 551/3165 45/2000 BugTracking-PT-q3m064-LTLFireability-13 5856207 m, 10482 m/sec, 8235266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 986 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 556/3165 45/2000 BugTracking-PT-q3m064-LTLFireability-13 5908799 m, 10518 m/sec, 8309268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 991 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 561/3165 46/2000 BugTracking-PT-q3m064-LTLFireability-13 5961148 m, 10469 m/sec, 8382880 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 996 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 566/3165 46/2000 BugTracking-PT-q3m064-LTLFireability-13 6013673 m, 10505 m/sec, 8456786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 571/3165 46/2000 BugTracking-PT-q3m064-LTLFireability-13 6066047 m, 10474 m/sec, 8530484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 576/3165 47/2000 BugTracking-PT-q3m064-LTLFireability-13 6118650 m, 10520 m/sec, 8604520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 581/3165 47/2000 BugTracking-PT-q3m064-LTLFireability-13 6170947 m, 10459 m/sec, 8678144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 586/3165 48/2000 BugTracking-PT-q3m064-LTLFireability-13 6223461 m, 10502 m/sec, 8751978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 591/3165 48/2000 BugTracking-PT-q3m064-LTLFireability-13 6277151 m, 10738 m/sec, 8827530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 596/3165 48/2000 BugTracking-PT-q3m064-LTLFireability-13 6330928 m, 10755 m/sec, 8903259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 601/3165 49/2000 BugTracking-PT-q3m064-LTLFireability-13 6384962 m, 10806 m/sec, 8979230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 606/3165 49/2000 BugTracking-PT-q3m064-LTLFireability-13 6438788 m, 10765 m/sec, 9054982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 611/3165 50/2000 BugTracking-PT-q3m064-LTLFireability-13 6492460 m, 10734 m/sec, 9130550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 616/3165 50/2000 BugTracking-PT-q3m064-LTLFireability-13 6546347 m, 10777 m/sec, 9206326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 621/3165 50/2000 BugTracking-PT-q3m064-LTLFireability-13 6600249 m, 10780 m/sec, 9282176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 626/3165 51/2000 BugTracking-PT-q3m064-LTLFireability-13 6654451 m, 10840 m/sec, 9358448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 631/3165 51/2000 BugTracking-PT-q3m064-LTLFireability-13 6708601 m, 10830 m/sec, 9434661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 636/3165 52/2000 BugTracking-PT-q3m064-LTLFireability-13 6762714 m, 10822 m/sec, 9510833 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 641/3165 52/2000 BugTracking-PT-q3m064-LTLFireability-13 6816897 m, 10836 m/sec, 9587071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 646/3165 52/2000 BugTracking-PT-q3m064-LTLFireability-13 6870976 m, 10815 m/sec, 9663126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 651/3165 53/2000 BugTracking-PT-q3m064-LTLFireability-13 6924937 m, 10792 m/sec, 9739059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 656/3165 53/2000 BugTracking-PT-q3m064-LTLFireability-13 6978907 m, 10794 m/sec, 9815011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 661/3165 54/2000 BugTracking-PT-q3m064-LTLFireability-13 7032898 m, 10798 m/sec, 9891020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 666/3165 54/2000 BugTracking-PT-q3m064-LTLFireability-13 7086832 m, 10786 m/sec, 9966862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 671/3165 54/2000 BugTracking-PT-q3m064-LTLFireability-13 7140866 m, 10806 m/sec, 10042900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 676/3165 55/2000 BugTracking-PT-q3m064-LTLFireability-13 7194056 m, 10638 m/sec, 10117730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 681/3165 55/2000 BugTracking-PT-q3m064-LTLFireability-13 7246561 m, 10501 m/sec, 10191622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 686/3165 56/2000 BugTracking-PT-q3m064-LTLFireability-13 7298905 m, 10468 m/sec, 10265273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 691/3165 56/2000 BugTracking-PT-q3m064-LTLFireability-13 7351221 m, 10463 m/sec, 10338939 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 696/3165 56/2000 BugTracking-PT-q3m064-LTLFireability-13 7403488 m, 10453 m/sec, 10412437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 701/3165 57/2000 BugTracking-PT-q3m064-LTLFireability-13 7456088 m, 10520 m/sec, 10486462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 706/3165 57/2000 BugTracking-PT-q3m064-LTLFireability-13 7508548 m, 10492 m/sec, 10560278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 711/3165 58/2000 BugTracking-PT-q3m064-LTLFireability-13 7560978 m, 10486 m/sec, 10634055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 716/3165 58/2000 BugTracking-PT-q3m064-LTLFireability-13 7613220 m, 10448 m/sec, 10707600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 721/3165 58/2000 BugTracking-PT-q3m064-LTLFireability-13 7665662 m, 10488 m/sec, 10781349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 726/3165 59/2000 BugTracking-PT-q3m064-LTLFireability-13 7717983 m, 10464 m/sec, 10854972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 731/3165 59/2000 BugTracking-PT-q3m064-LTLFireability-13 7770177 m, 10438 m/sec, 10928473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 736/3165 60/2000 BugTracking-PT-q3m064-LTLFireability-13 7822597 m, 10484 m/sec, 11002211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 741/3165 60/2000 BugTracking-PT-q3m064-LTLFireability-13 7875058 m, 10492 m/sec, 11076008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 746/3165 60/2000 BugTracking-PT-q3m064-LTLFireability-13 7927323 m, 10453 m/sec, 11149535 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 751/3165 61/2000 BugTracking-PT-q3m064-LTLFireability-13 7979728 m, 10481 m/sec, 11223319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 756/3165 61/2000 BugTracking-PT-q3m064-LTLFireability-13 8032028 m, 10460 m/sec, 11296882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 761/3165 62/2000 BugTracking-PT-q3m064-LTLFireability-13 8084301 m, 10454 m/sec, 11370431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 766/3165 62/2000 BugTracking-PT-q3m064-LTLFireability-13 8136703 m, 10480 m/sec, 11444173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 771/3165 62/2000 BugTracking-PT-q3m064-LTLFireability-13 8188973 m, 10454 m/sec, 11517768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 776/3165 63/2000 BugTracking-PT-q3m064-LTLFireability-13 8241337 m, 10472 m/sec, 11591401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 781/3165 63/2000 BugTracking-PT-q3m064-LTLFireability-13 8293771 m, 10486 m/sec, 11665182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 786/3165 64/2000 BugTracking-PT-q3m064-LTLFireability-13 8346209 m, 10487 m/sec, 11738967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 791/3165 64/2000 BugTracking-PT-q3m064-LTLFireability-13 8398556 m, 10469 m/sec, 11812677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 796/3165 64/2000 BugTracking-PT-q3m064-LTLFireability-13 8450990 m, 10486 m/sec, 11886426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 801/3165 65/2000 BugTracking-PT-q3m064-LTLFireability-13 8504608 m, 10723 m/sec, 11961853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 806/3165 65/2000 BugTracking-PT-q3m064-LTLFireability-13 8556845 m, 10447 m/sec, 12035406 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 811/3165 65/2000 BugTracking-PT-q3m064-LTLFireability-13 8606598 m, 9950 m/sec, 12105391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 816/3165 66/2000 BugTracking-PT-q3m064-LTLFireability-13 8654485 m, 9577 m/sec, 12172796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 821/3165 66/2000 BugTracking-PT-q3m064-LTLFireability-13 8702409 m, 9584 m/sec, 12240245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 826/3165 67/2000 BugTracking-PT-q3m064-LTLFireability-13 8750310 m, 9580 m/sec, 12307636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 831/3165 67/2000 BugTracking-PT-q3m064-LTLFireability-13 8798196 m, 9577 m/sec, 12375022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 836/3165 67/2000 BugTracking-PT-q3m064-LTLFireability-13 8849568 m, 10274 m/sec, 12447302 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 841/3165 68/2000 BugTracking-PT-q3m064-LTLFireability-13 8901860 m, 10458 m/sec, 12520848 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 846/3165 68/2000 BugTracking-PT-q3m064-LTLFireability-13 8954152 m, 10458 m/sec, 12594425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 851/3165 69/2000 BugTracking-PT-q3m064-LTLFireability-13 9006487 m, 10467 m/sec, 12668073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 856/3165 69/2000 BugTracking-PT-q3m064-LTLFireability-13 9058642 m, 10431 m/sec, 12741486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 861/3165 69/2000 BugTracking-PT-q3m064-LTLFireability-13 9111128 m, 10497 m/sec, 12815308 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 866/3165 70/2000 BugTracking-PT-q3m064-LTLFireability-13 9163252 m, 10424 m/sec, 12888659 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 871/3165 70/2000 BugTracking-PT-q3m064-LTLFireability-13 9215461 m, 10441 m/sec, 12962174 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 876/3165 70/2000 BugTracking-PT-q3m064-LTLFireability-13 9267569 m, 10421 m/sec, 13035441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 881/3165 71/2000 BugTracking-PT-q3m064-LTLFireability-13 9319787 m, 10443 m/sec, 13108937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 886/3165 71/2000 BugTracking-PT-q3m064-LTLFireability-13 9372888 m, 10620 m/sec, 13183638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 891/3165 72/2000 BugTracking-PT-q3m064-LTLFireability-13 9426402 m, 10702 m/sec, 13258970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 896/3165 72/2000 BugTracking-PT-q3m064-LTLFireability-13 9480060 m, 10731 m/sec, 13334441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 901/3165 72/2000 BugTracking-PT-q3m064-LTLFireability-13 9533637 m, 10715 m/sec, 13409882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 906/3165 73/2000 BugTracking-PT-q3m064-LTLFireability-13 9587199 m, 10712 m/sec, 13485199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 911/3165 73/2000 BugTracking-PT-q3m064-LTLFireability-13 9640475 m, 10655 m/sec, 13560171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 916/3165 74/2000 BugTracking-PT-q3m064-LTLFireability-13 9693785 m, 10662 m/sec, 13635239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 921/3165 74/2000 BugTracking-PT-q3m064-LTLFireability-13 9746780 m, 10599 m/sec, 13709768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 926/3165 74/2000 BugTracking-PT-q3m064-LTLFireability-13 9799628 m, 10569 m/sec, 13784127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 931/3165 75/2000 BugTracking-PT-q3m064-LTLFireability-13 9849659 m, 10006 m/sec, 13854515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 936/3165 75/2000 BugTracking-PT-q3m064-LTLFireability-13 9899853 m, 10038 m/sec, 13925205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 941/3165 76/2000 BugTracking-PT-q3m064-LTLFireability-13 9950612 m, 10151 m/sec, 13996569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 946/3165 76/2000 BugTracking-PT-q3m064-LTLFireability-13 10002505 m, 10378 m/sec, 14069617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 951/3165 76/2000 BugTracking-PT-q3m064-LTLFireability-13 10052689 m, 10036 m/sec, 14140206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 956/3165 77/2000 BugTracking-PT-q3m064-LTLFireability-13 10100670 m, 9596 m/sec, 14207720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 961/3165 77/2000 BugTracking-PT-q3m064-LTLFireability-13 10150887 m, 10043 m/sec, 14278438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 966/3165 78/2000 BugTracking-PT-q3m064-LTLFireability-13 10201688 m, 10160 m/sec, 14349868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 971/3165 78/2000 BugTracking-PT-q3m064-LTLFireability-13 10250014 m, 9665 m/sec, 14417924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 976/3165 78/2000 BugTracking-PT-q3m064-LTLFireability-13 10298286 m, 9654 m/sec, 14485828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 981/3165 79/2000 BugTracking-PT-q3m064-LTLFireability-13 10349232 m, 10189 m/sec, 14557531 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 986/3165 79/2000 BugTracking-PT-q3m064-LTLFireability-13 10401519 m, 10457 m/sec, 14631055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 991/3165 79/2000 BugTracking-PT-q3m064-LTLFireability-13 10454550 m, 10606 m/sec, 14705711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 996/3165 80/2000 BugTracking-PT-q3m064-LTLFireability-13 10506571 m, 10404 m/sec, 14778875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1001/3165 80/2000 BugTracking-PT-q3m064-LTLFireability-13 10556265 m, 9938 m/sec, 14848808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1006/3165 81/2000 BugTracking-PT-q3m064-LTLFireability-13 10604408 m, 9628 m/sec, 14916547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1011/3165 81/2000 BugTracking-PT-q3m064-LTLFireability-13 10652602 m, 9638 m/sec, 14984362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1016/3165 81/2000 BugTracking-PT-q3m064-LTLFireability-13 10700810 m, 9641 m/sec, 15052227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1021/3165 82/2000 BugTracking-PT-q3m064-LTLFireability-13 10751965 m, 10231 m/sec, 15124211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1026/3165 82/2000 BugTracking-PT-q3m064-LTLFireability-13 10804270 m, 10461 m/sec, 15197777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1031/3165 82/2000 BugTracking-PT-q3m064-LTLFireability-13 10857099 m, 10565 m/sec, 15272116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1036/3165 83/2000 BugTracking-PT-q3m064-LTLFireability-13 10910018 m, 10583 m/sec, 15346576 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1041/3165 83/2000 BugTracking-PT-q3m064-LTLFireability-13 10962935 m, 10583 m/sec, 15421042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1046/3165 84/2000 BugTracking-PT-q3m064-LTLFireability-13 11015686 m, 10550 m/sec, 15495258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1051/3165 84/2000 BugTracking-PT-q3m064-LTLFireability-13 11068366 m, 10536 m/sec, 15569396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1056/3165 84/2000 BugTracking-PT-q3m064-LTLFireability-13 11121168 m, 10560 m/sec, 15643693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1061/3165 85/2000 BugTracking-PT-q3m064-LTLFireability-13 11173977 m, 10561 m/sec, 15717993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1066/3165 85/2000 BugTracking-PT-q3m064-LTLFireability-13 11226784 m, 10561 m/sec, 15792314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1071/3165 86/2000 BugTracking-PT-q3m064-LTLFireability-13 11279613 m, 10565 m/sec, 15866663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1076/3165 86/2000 BugTracking-PT-q3m064-LTLFireability-13 11332420 m, 10561 m/sec, 15940986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1081/3165 86/2000 BugTracking-PT-q3m064-LTLFireability-13 11385251 m, 10566 m/sec, 16015337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1086/3165 87/2000 BugTracking-PT-q3m064-LTLFireability-13 11438009 m, 10551 m/sec, 16089575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1091/3165 87/2000 BugTracking-PT-q3m064-LTLFireability-13 11490689 m, 10536 m/sec, 16163676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1096/3165 88/2000 BugTracking-PT-q3m064-LTLFireability-13 11543658 m, 10593 m/sec, 16238249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1101/3165 88/2000 BugTracking-PT-q3m064-LTLFireability-13 11596494 m, 10567 m/sec, 16312588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1106/3165 88/2000 BugTracking-PT-q3m064-LTLFireability-13 11649327 m, 10566 m/sec, 16386933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1111/3165 89/2000 BugTracking-PT-q3m064-LTLFireability-13 11702161 m, 10566 m/sec, 16461277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1116/3165 89/2000 BugTracking-PT-q3m064-LTLFireability-13 11754948 m, 10557 m/sec, 16535548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1121/3165 90/2000 BugTracking-PT-q3m064-LTLFireability-13 11807806 m, 10571 m/sec, 16609903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1126/3165 90/2000 BugTracking-PT-q3m064-LTLFireability-13 11860570 m, 10552 m/sec, 16684149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1131/3165 90/2000 BugTracking-PT-q3m064-LTLFireability-13 11914404 m, 10766 m/sec, 16759890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1136/3165 91/2000 BugTracking-PT-q3m064-LTLFireability-13 11968950 m, 10909 m/sec, 16836691 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1141/3165 91/2000 BugTracking-PT-q3m064-LTLFireability-13 12023324 m, 10874 m/sec, 16913204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1146/3165 92/2000 BugTracking-PT-q3m064-LTLFireability-13 12077748 m, 10884 m/sec, 16989778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1151/3165 92/2000 BugTracking-PT-q3m064-LTLFireability-13 12132235 m, 10897 m/sec, 17066449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1156/3165 93/2000 BugTracking-PT-q3m064-LTLFireability-13 12186022 m, 10757 m/sec, 17142080 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1161/3165 93/2000 BugTracking-PT-q3m064-LTLFireability-13 12237009 m, 10197 m/sec, 17213827 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1166/3165 93/2000 BugTracking-PT-q3m064-LTLFireability-13 12287271 m, 10052 m/sec, 17284600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1171/3165 94/2000 BugTracking-PT-q3m064-LTLFireability-13 12341880 m, 10921 m/sec, 17361414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1176/3165 94/2000 BugTracking-PT-q3m064-LTLFireability-13 12396798 m, 10983 m/sec, 17438674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1181/3165 95/2000 BugTracking-PT-q3m064-LTLFireability-13 12451693 m, 10979 m/sec, 17515942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1186/3165 95/2000 BugTracking-PT-q3m064-LTLFireability-13 12506625 m, 10986 m/sec, 17593232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1191/3165 95/2000 BugTracking-PT-q3m064-LTLFireability-13 12561392 m, 10953 m/sec, 17670282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1196/3165 96/2000 BugTracking-PT-q3m064-LTLFireability-13 12616024 m, 10926 m/sec, 17747158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1201/3165 96/2000 BugTracking-PT-q3m064-LTLFireability-13 12669935 m, 10782 m/sec, 17823008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1206/3165 97/2000 BugTracking-PT-q3m064-LTLFireability-13 12722840 m, 10581 m/sec, 17897452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1211/3165 97/2000 BugTracking-PT-q3m064-LTLFireability-13 12776290 m, 10690 m/sec, 17972692 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1216/3165 97/2000 BugTracking-PT-q3m064-LTLFireability-13 12829570 m, 10656 m/sec, 18047657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1221/3165 98/2000 BugTracking-PT-q3m064-LTLFireability-13 12882860 m, 10658 m/sec, 18122634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1226/3165 98/2000 BugTracking-PT-q3m064-LTLFireability-13 12936108 m, 10649 m/sec, 18197553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1231/3165 99/2000 BugTracking-PT-q3m064-LTLFireability-13 12989611 m, 10700 m/sec, 18272846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1236/3165 99/2000 BugTracking-PT-q3m064-LTLFireability-13 13043900 m, 10857 m/sec, 18349244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1241/3165 99/2000 BugTracking-PT-q3m064-LTLFireability-13 13098689 m, 10957 m/sec, 18426332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1246/3165 100/2000 BugTracking-PT-q3m064-LTLFireability-13 13153446 m, 10951 m/sec, 18503374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1251/3165 100/2000 BugTracking-PT-q3m064-LTLFireability-13 13208630 m, 11036 m/sec, 18581035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1256/3165 101/2000 BugTracking-PT-q3m064-LTLFireability-13 13263738 m, 11021 m/sec, 18658567 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1261/3165 101/2000 BugTracking-PT-q3m064-LTLFireability-13 13318610 m, 10974 m/sec, 18735828 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1266/3165 101/2000 BugTracking-PT-q3m064-LTLFireability-13 13373766 m, 11031 m/sec, 18813398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1271/3165 102/2000 BugTracking-PT-q3m064-LTLFireability-13 13428537 m, 10954 m/sec, 18890455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1276/3165 102/2000 BugTracking-PT-q3m064-LTLFireability-13 13482852 m, 10863 m/sec, 18966891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1281/3165 103/2000 BugTracking-PT-q3m064-LTLFireability-13 13536191 m, 10667 m/sec, 19042003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1286/3165 103/2000 BugTracking-PT-q3m064-LTLFireability-13 13590230 m, 10807 m/sec, 19118022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1291/3165 104/2000 BugTracking-PT-q3m064-LTLFireability-13 13645135 m, 10981 m/sec, 19195257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1296/3165 104/2000 BugTracking-PT-q3m064-LTLFireability-13 13699923 m, 10957 m/sec, 19272350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1301/3165 104/2000 BugTracking-PT-q3m064-LTLFireability-13 13747429 m, 9501 m/sec, 19339208 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1306/3165 105/2000 BugTracking-PT-q3m064-LTLFireability-13 13797456 m, 10005 m/sec, 19409586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1311/3165 105/2000 BugTracking-PT-q3m064-LTLFireability-13 13847457 m, 10000 m/sec, 19479937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1316/3165 105/2000 BugTracking-PT-q3m064-LTLFireability-13 13897280 m, 9964 m/sec, 19550087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1321/3165 106/2000 BugTracking-PT-q3m064-LTLFireability-13 13947050 m, 9954 m/sec, 19620123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1326/3165 106/2000 BugTracking-PT-q3m064-LTLFireability-13 13997367 m, 10063 m/sec, 19690888 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1331/3165 107/2000 BugTracking-PT-q3m064-LTLFireability-13 14047445 m, 10015 m/sec, 19761352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1336/3165 107/2000 BugTracking-PT-q3m064-LTLFireability-13 14097458 m, 10002 m/sec, 19831771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1341/3165 107/2000 BugTracking-PT-q3m064-LTLFireability-13 14147477 m, 10003 m/sec, 19902100 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1346/3165 108/2000 BugTracking-PT-q3m064-LTLFireability-13 14197379 m, 9980 m/sec, 19972323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1351/3165 108/2000 BugTracking-PT-q3m064-LTLFireability-13 14247294 m, 9983 m/sec, 20042563 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1356/3165 108/2000 BugTracking-PT-q3m064-LTLFireability-13 14297227 m, 9986 m/sec, 20112867 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1361/3165 109/2000 BugTracking-PT-q3m064-LTLFireability-13 14347191 m, 9992 m/sec, 20183137 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1366/3165 109/2000 BugTracking-PT-q3m064-LTLFireability-13 14399307 m, 10423 m/sec, 20256495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1371/3165 110/2000 BugTracking-PT-q3m064-LTLFireability-13 14451540 m, 10446 m/sec, 20329959 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1376/3165 110/2000 BugTracking-PT-q3m064-LTLFireability-13 14503811 m, 10454 m/sec, 20403525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1381/3165 110/2000 BugTracking-PT-q3m064-LTLFireability-13 14556138 m, 10465 m/sec, 20477202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1386/3165 111/2000 BugTracking-PT-q3m064-LTLFireability-13 14606229 m, 10018 m/sec, 20547637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1391/3165 111/2000 BugTracking-PT-q3m064-LTLFireability-13 14654194 m, 9593 m/sec, 20615129 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1396/3165 111/2000 BugTracking-PT-q3m064-LTLFireability-13 14702161 m, 9593 m/sec, 20682625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1401/3165 112/2000 BugTracking-PT-q3m064-LTLFireability-13 14751374 m, 9842 m/sec, 20751909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1406/3165 112/2000 BugTracking-PT-q3m064-LTLFireability-13 14804053 m, 10535 m/sec, 20826039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1411/3165 113/2000 BugTracking-PT-q3m064-LTLFireability-13 14856895 m, 10568 m/sec, 20900394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1416/3165 113/2000 BugTracking-PT-q3m064-LTLFireability-13 14909757 m, 10572 m/sec, 20974779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1421/3165 113/2000 BugTracking-PT-q3m064-LTLFireability-13 14962584 m, 10565 m/sec, 21049094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1426/3165 114/2000 BugTracking-PT-q3m064-LTLFireability-13 15015343 m, 10551 m/sec, 21123336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1431/3165 114/2000 BugTracking-PT-q3m064-LTLFireability-13 15068148 m, 10561 m/sec, 21197631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1436/3165 115/2000 BugTracking-PT-q3m064-LTLFireability-13 15121320 m, 10634 m/sec, 21272426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1441/3165 115/2000 BugTracking-PT-q3m064-LTLFireability-13 15174071 m, 10550 m/sec, 21346655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1446/3165 115/2000 BugTracking-PT-q3m064-LTLFireability-13 15224321 m, 10050 m/sec, 21417368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1451/3165 116/2000 BugTracking-PT-q3m064-LTLFireability-13 15272630 m, 9661 m/sec, 21485385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1456/3165 116/2000 BugTracking-PT-q3m064-LTLFireability-13 15321005 m, 9675 m/sec, 21553414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1461/3165 117/2000 BugTracking-PT-q3m064-LTLFireability-13 15372160 m, 10231 m/sec, 21625398 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1466/3165 117/2000 BugTracking-PT-q3m064-LTLFireability-13 15423359 m, 10239 m/sec, 21697437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1471/3165 117/2000 BugTracking-PT-q3m064-LTLFireability-13 15469720 m, 9272 m/sec, 21762676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1476/3165 118/2000 BugTracking-PT-q3m064-LTLFireability-13 15524101 m, 10876 m/sec, 21839195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1481/3165 118/2000 BugTracking-PT-q3m064-LTLFireability-13 15578093 m, 10798 m/sec, 21915218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1486/3165 119/2000 BugTracking-PT-q3m064-LTLFireability-13 15632358 m, 10853 m/sec, 21991572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1491/3165 119/2000 BugTracking-PT-q3m064-LTLFireability-13 15686738 m, 10876 m/sec, 22068092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1496/3165 119/2000 BugTracking-PT-q3m064-LTLFireability-13 15741011 m, 10854 m/sec, 22144474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1501/3165 120/2000 BugTracking-PT-q3m064-LTLFireability-13 15795094 m, 10816 m/sec, 22220501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1506/3165 120/2000 BugTracking-PT-q3m064-LTLFireability-13 15849432 m, 10867 m/sec, 22296966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1511/3165 121/2000 BugTracking-PT-q3m064-LTLFireability-13 15903809 m, 10875 m/sec, 22373480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1516/3165 121/2000 BugTracking-PT-q3m064-LTLFireability-13 15958177 m, 10873 m/sec, 22449984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1521/3165 121/2000 BugTracking-PT-q3m064-LTLFireability-13 16012327 m, 10830 m/sec, 22526199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1526/3165 122/2000 BugTracking-PT-q3m064-LTLFireability-13 16066709 m, 10876 m/sec, 22602720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1531/3165 122/2000 BugTracking-PT-q3m064-LTLFireability-13 16120989 m, 10856 m/sec, 22679092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1536/3165 123/2000 BugTracking-PT-q3m064-LTLFireability-13 16175422 m, 10886 m/sec, 22755693 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1541/3165 123/2000 BugTracking-PT-q3m064-LTLFireability-13 16229773 m, 10870 m/sec, 22832170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1546/3165 123/2000 BugTracking-PT-q3m064-LTLFireability-13 16284251 m, 10895 m/sec, 22908819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1551/3165 124/2000 BugTracking-PT-q3m064-LTLFireability-13 16338883 m, 10926 m/sec, 22985726 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1556/3165 124/2000 BugTracking-PT-q3m064-LTLFireability-13 16393446 m, 10912 m/sec, 23062522 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1561/3165 125/2000 BugTracking-PT-q3m064-LTLFireability-13 16443098 m, 9930 m/sec, 23132385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1566/3165 125/2000 BugTracking-PT-q3m064-LTLFireability-13 16493837 m, 10147 m/sec, 23203727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1571/3165 125/2000 BugTracking-PT-q3m064-LTLFireability-13 16544518 m, 10136 m/sec, 23275055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1576/3165 126/2000 BugTracking-PT-q3m064-LTLFireability-13 16596082 m, 10312 m/sec, 23347607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1581/3165 126/2000 BugTracking-PT-q3m064-LTLFireability-13 16650929 m, 10969 m/sec, 23424832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1586/3165 127/2000 BugTracking-PT-q3m064-LTLFireability-13 16706652 m, 11144 m/sec, 23503225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2021 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1591/3165 127/2000 BugTracking-PT-q3m064-LTLFireability-13 16762273 m, 11124 m/sec, 23581469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2026 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1596/3165 127/2000 BugTracking-PT-q3m064-LTLFireability-13 16817432 m, 11031 m/sec, 23659104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2031 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1601/3165 128/2000 BugTracking-PT-q3m064-LTLFireability-13 16872403 m, 10994 m/sec, 23736428 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2036 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1606/3165 128/2000 BugTracking-PT-q3m064-LTLFireability-13 16927842 m, 11087 m/sec, 23814462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2041 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-09: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-10: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-12: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-14: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-15: LTL true LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-11: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BugTracking-PT-q3m064-LTLFireability-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 40 LTL EXCL 1611/3165 129/2000 BugTracking-PT-q3m064-LTLFireability-13 16980000 m, 10431 m/sec, 23887838 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2046 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-00: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-01: LTL/CTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-02: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBugTracking-PT-q3m064-LTLFireability-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBugTracking-PT-q3m064-LTLFireability-06: INITIAL false preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BugTracking-PT-q3m064"
export BK_EXAMINATION="LTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BugTracking-PT-q3m064, examination is LTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400600364"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BugTracking-PT-q3m064.tgz
mv BugTracking-PT-q3m064 execution
cd execution
if [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "UpperBounds" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] || [ "LTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLFireability" = "ReachabilityDeadlock" ] || [ "LTLFireability" = "QuasiLiveness" ] || [ "LTLFireability" = "StableMarking" ] || [ "LTLFireability" = "Liveness" ] || [ "LTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;