About the Execution of LoLA for BridgeAndVehicles-PT-V80P50N50
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16207.228 | 2646336.00 | 4615223.00 | 2098.80 | T??T?T?FFTT?FFTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400500313.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-PT-V80P50N50, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400500313
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 24M
-rw-r--r-- 1 mcc users 30K Apr 13 03:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 159K Apr 13 03:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 756K Apr 13 03:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.8M Apr 13 03:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 15K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 57K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 295K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 872K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 69K Apr 13 06:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 370K Apr 13 06:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 2.4M Apr 13 06:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 8.8M Apr 13 06:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.3K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.1K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 7.1M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14
FORMULA_NAME BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717018895755
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717021542091
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL 0 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 46 (type CNST) for 45 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 46 (type CNST) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 588 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 712
[[35mlola[0m][I] fired transitions : 711
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 705 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 50 (type EQUN) for 18 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EQUN) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 55 (type EQUN) for 12 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type EQUN) for 12 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 6 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 55 (type EQUN) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 57 (type EQUN) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 3/705 2/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 156315 m, 31263 m/sec, 450837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 8/705 3/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 352568 m, 39250 m/sec, 1012261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 13/705 4/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 547493 m, 38985 m/sec, 1565731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 18/705 5/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 736018 m, 37705 m/sec, 2102244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 23/705 6/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 902423 m, 33281 m/sec, 2572765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 28/705 7/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 1081266 m, 35768 m/sec, 3083924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 33/705 8/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 1280089 m, 39764 m/sec, 3652944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 38/705 9/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 1478691 m, 39720 m/sec, 4221309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 43/705 10/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 1677227 m, 39707 m/sec, 4789431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 48/705 12/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 1874439 m, 39442 m/sec, 5353673 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 53/705 13/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 2074457 m, 40003 m/sec, 5926209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 58/705 14/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 2273664 m, 39841 m/sec, 6501605 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 63/705 15/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 2473366 m, 39940 m/sec, 7074212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 68/705 16/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 2670648 m, 39456 m/sec, 7643857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 73/705 17/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 2874740 m, 40818 m/sec, 8229819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 78/705 19/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 3075418 m, 40135 m/sec, 8809972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 83/705 20/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 3277938 m, 40504 m/sec, 9390314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 88/705 21/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 3486804 m, 41773 m/sec, 9995446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 93/705 22/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 3693483 m, 41335 m/sec, 10593195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 22
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 98/705 23/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 3904311 m, 42165 m/sec, 11198108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 103/705 25/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 4123501 m, 43838 m/sec, 11833277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 108/705 26/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 4336881 m, 42676 m/sec, 12451513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 113/705 27/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 4546572 m, 41938 m/sec, 13058118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 118/705 28/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 4752333 m, 41152 m/sec, 13792283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 28
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 123/705 29/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 4928839 m, 35301 m/sec, 14394035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 128/705 30/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 5099928 m, 34217 m/sec, 15006053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 30
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 133/705 31/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 5270539 m, 34122 m/sec, 15616010 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 138/705 32/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 5439289 m, 33750 m/sec, 16216534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 143/705 33/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 5607534 m, 33649 m/sec, 16813142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 148/705 34/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 5776225 m, 33738 m/sec, 17410648 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 153/705 35/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 5944186 m, 33592 m/sec, 18007445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 158/705 36/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 6112418 m, 33646 m/sec, 18599847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 163/705 37/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 6279837 m, 33483 m/sec, 19192038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 168/705 38/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 6447945 m, 33621 m/sec, 19787304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 173/705 39/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 6614854 m, 33381 m/sec, 20374134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 178/705 40/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 6783162 m, 33661 m/sec, 20965603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 183/705 41/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 6951449 m, 33657 m/sec, 21558415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 188/705 42/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 7119904 m, 33691 m/sec, 22151385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 193/705 43/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 7288579 m, 33735 m/sec, 22744448 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 198/705 44/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 7458311 m, 33946 m/sec, 23340940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 203/705 45/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 7627928 m, 33923 m/sec, 23938306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 208/705 46/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 7798416 m, 34097 m/sec, 24538055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 213/705 47/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 7968363 m, 33989 m/sec, 25135520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 218/705 48/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 8132412 m, 32809 m/sec, 25718118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 223/705 49/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 8296978 m, 32913 m/sec, 26292156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 228/705 50/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 8466502 m, 33904 m/sec, 26886585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 233/705 51/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 8640057 m, 34711 m/sec, 27496193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 238/705 52/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 8811872 m, 34363 m/sec, 28099513 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 243/705 53/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 8979502 m, 33526 m/sec, 28694395 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 248/705 54/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 9155346 m, 35168 m/sec, 29306700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 253/705 55/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 9331488 m, 35228 m/sec, 29924079 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 258/705 56/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 9504951 m, 34692 m/sec, 30531697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 263/705 57/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 9673661 m, 33742 m/sec, 31130675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 268/705 58/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 9851592 m, 35586 m/sec, 31750368 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 273/705 59/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 10028626 m, 35406 m/sec, 32371064 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 278/705 60/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 10195875 m, 33449 m/sec, 32956205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 283/705 61/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 10372303 m, 35285 m/sec, 33577464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 288/705 62/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 10547394 m, 35018 m/sec, 34190294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 293/705 63/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 10712593 m, 33039 m/sec, 34776429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 298/705 64/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 10892559 m, 35993 m/sec, 35401191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 303/705 65/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 11066654 m, 34819 m/sec, 36011107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 308/705 66/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 11240256 m, 34720 m/sec, 36623267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 313/705 67/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 11445996 m, 41148 m/sec, 37382108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 318/705 68/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 11601417 m, 31084 m/sec, 37914878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 323/705 69/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 11770616 m, 33839 m/sec, 38521232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 328/705 70/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 11942741 m, 34425 m/sec, 39141217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 333/705 71/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 12114285 m, 34308 m/sec, 39757286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 338/705 72/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 12284900 m, 34123 m/sec, 40369484 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 343/705 73/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 12454147 m, 33849 m/sec, 40980379 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 348/705 74/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 12625971 m, 34364 m/sec, 41593607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 353/705 75/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 12797137 m, 34233 m/sec, 42210972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 358/705 76/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 12967727 m, 34118 m/sec, 42825500 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 363/705 77/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 13138633 m, 34181 m/sec, 43440832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 368/705 78/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 13308146 m, 33902 m/sec, 44050608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 373/705 79/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 13478667 m, 34104 m/sec, 44663097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 378/705 80/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 13649893 m, 34245 m/sec, 45277802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 383/705 81/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 13822738 m, 34569 m/sec, 45898945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 388/705 82/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 13995385 m, 34529 m/sec, 46518001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 393/705 83/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 14169628 m, 34848 m/sec, 47142785 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 398/705 84/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 14344423 m, 34959 m/sec, 47769405 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 403/705 85/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 14519872 m, 35089 m/sec, 48398482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 408/705 86/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 14691871 m, 34399 m/sec, 49014991 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 413/705 87/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 14862579 m, 34141 m/sec, 49636558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 418/705 88/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 15041051 m, 35694 m/sec, 50276226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 423/705 89/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 15219221 m, 35634 m/sec, 50915410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 428/705 90/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 15394305 m, 35016 m/sec, 51540902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 433/705 91/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 15566557 m, 34450 m/sec, 52168402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 438/705 92/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 15749862 m, 36661 m/sec, 52826210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 443/705 93/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 15931161 m, 36259 m/sec, 53475582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 448/705 94/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 16105066 m, 34781 m/sec, 54107469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 453/705 95/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 16294674 m, 37921 m/sec, 54786583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 458/705 96/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 16473425 m, 35750 m/sec, 55426338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 463/705 97/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 16639549 m, 33224 m/sec, 56031180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 468/705 98/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 16821954 m, 36481 m/sec, 56684598 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 473/705 99/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 16988230 m, 33255 m/sec, 57287651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 478/705 100/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 17178658 m, 38085 m/sec, 57971714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 483/705 101/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 17355354 m, 35339 m/sec, 58602895 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 488/705 102/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 17536498 m, 36228 m/sec, 59261661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 493/705 103/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 17721430 m, 36986 m/sec, 59921987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 498/705 104/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 17894055 m, 34525 m/sec, 60551403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 503/705 105/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 18079915 m, 37172 m/sec, 61216325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 508/705 106/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 18239680 m, 31953 m/sec, 61796471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 513/705 107/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 18424114 m, 36886 m/sec, 62456274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 518/705 108/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 18591892 m, 33555 m/sec, 63065879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 523/705 109/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 18784316 m, 38484 m/sec, 63753433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 528/705 110/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 18952363 m, 33609 m/sec, 64365347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 533/705 111/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 19147423 m, 39012 m/sec, 65063108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 538/705 112/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 19317259 m, 33967 m/sec, 65680262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 543/705 113/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 19512732 m, 39094 m/sec, 66380240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 548/705 114/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 19683191 m, 34091 m/sec, 66998830 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 553/705 115/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 19876329 m, 38627 m/sec, 67688736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 558/705 116/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 20048569 m, 34448 m/sec, 68315411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 563/705 117/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 20222580 m, 34802 m/sec, 68949859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 568/705 118/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 20391181 m, 33720 m/sec, 69554097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 573/705 119/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 20531880 m, 28139 m/sec, 70045127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 578/705 120/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 20695709 m, 32765 m/sec, 70637936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 583/705 121/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 20861285 m, 33115 m/sec, 71234811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 588/705 122/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 21025897 m, 32922 m/sec, 71834033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 593/705 123/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 21192557 m, 33332 m/sec, 72432026 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 598/705 124/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 21358598 m, 33208 m/sec, 73036070 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 603/705 125/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 21524459 m, 33172 m/sec, 73639146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 608/705 126/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 21690790 m, 33266 m/sec, 74242546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 613/705 127/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 21856723 m, 33186 m/sec, 74843980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 618/705 128/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 22024036 m, 33462 m/sec, 75449900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 623/705 129/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 22192146 m, 33622 m/sec, 76060825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 628/705 130/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 22361805 m, 33931 m/sec, 76676310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 633/705 131/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 22531433 m, 33925 m/sec, 77291638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 638/705 132/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 22702055 m, 34124 m/sec, 77909404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 643/705 133/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 22872440 m, 34077 m/sec, 78525166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 648/705 134/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 23041859 m, 33883 m/sec, 79137036 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 653/705 135/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 23209003 m, 33428 m/sec, 79751872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 658/705 136/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 23382748 m, 34749 m/sec, 80383467 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 663/705 137/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 23554555 m, 34361 m/sec, 81003876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 668/705 137/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 23713328 m, 31754 m/sec, 81575236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 673/705 138/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 23884480 m, 34230 m/sec, 82208735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 678/705 139/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 24052892 m, 33682 m/sec, 82815730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 683/705 140/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 24215210 m, 32463 m/sec, 83412293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 688/705 141/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 24390534 m, 35064 m/sec, 84050288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 693/705 142/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 24559185 m, 33730 m/sec, 84657597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 698/705 143/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 24734206 m, 35004 m/sec, 85305338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 703/705 144/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 24912091 m, 35577 m/sec, 85947754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 18 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 705 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 2821 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 80
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/705 2/5 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 186158 m, -4945186 m/sec, 538266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/705 3/5 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 350664 m, 32901 m/sec, 1006799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/705 4/5 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 531216 m, 36110 m/sec, 1519604 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/705 5/5 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 713654 m, 36487 m/sec, 2037413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 1 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 932 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 34 (type EXCL) for BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 29804
[[35mlola[0m][I] fired transitions : 82937
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 58 (type EXCL) for 6 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 1397 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 3/1397 1/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 68467 m, 13693 m/sec, 179823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 8/1397 1/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 167597 m, 19826 m/sec, 432476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 13/1397 2/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 262556 m, 18991 m/sec, 677948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 18/1397 2/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 364274 m, 20343 m/sec, 944299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 23/1397 3/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 467288 m, 20602 m/sec, 1218896 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 28/1397 3/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 570567 m, 20655 m/sec, 1494543 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 33/1397 4/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 675333 m, 20953 m/sec, 1775275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 38/1397 4/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 779357 m, 20804 m/sec, 2054454 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 43/1397 5/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 885420 m, 21212 m/sec, 2342629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 48/1397 6/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 991186 m, 21153 m/sec, 2631135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 53/1397 6/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1097198 m, 21202 m/sec, 2920763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 58/1397 7/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1203334 m, 21227 m/sec, 3212757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 63/1397 7/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1312050 m, 21743 m/sec, 3514609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 68/1397 7/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1360568 m, 9703 m/sec, 3664408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 73/1397 8/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1427012 m, 13288 m/sec, 3868389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 78/1397 8/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1457242 m, 6046 m/sec, 3960755 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 83/1397 8/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1492618 m, 7075 m/sec, 4070994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 88/1397 8/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1530028 m, 7482 m/sec, 4188561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 93/1397 8/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1569837 m, 7961 m/sec, 4312781 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 98/1397 9/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1608385 m, 7709 m/sec, 4434616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 103/1397 9/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1649506 m, 8224 m/sec, 4562679 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 108/1397 9/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1700616 m, 10222 m/sec, 4727514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 113/1397 9/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1737556 m, 7388 m/sec, 4842681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 118/1397 10/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1777785 m, 8045 m/sec, 4970212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 123/1397 10/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1820921 m, 8627 m/sec, 5104859 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 128/1397 10/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1866173 m, 9050 m/sec, 5248331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 133/1397 10/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1912018 m, 9169 m/sec, 5394441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 138/1397 10/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 1958055 m, 9207 m/sec, 5540870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 143/1397 11/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2004698 m, 9328 m/sec, 5689955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 148/1397 11/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2052047 m, 9469 m/sec, 5842245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 153/1397 11/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2101323 m, 9855 m/sec, 6002218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 158/1397 11/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2153639 m, 10463 m/sec, 6171117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 163/1397 12/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2215672 m, 12406 m/sec, 6372495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 168/1397 12/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2262914 m, 9448 m/sec, 6522734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 173/1397 12/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2305015 m, 8420 m/sec, 6654753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 178/1397 12/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2349150 m, 8827 m/sec, 6798735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 183/1397 13/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2416162 m, 13402 m/sec, 7018229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 188/1397 13/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2466984 m, 10164 m/sec, 7180688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 193/1397 13/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2506884 m, 7980 m/sec, 7305554 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 204
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 198/1397 14/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2567034 m, 12030 m/sec, 7504930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 203/1397 14/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2611275 m, 8848 m/sec, 7644669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 208/1397 14/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2659107 m, 9566 m/sec, 7797908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 213/1397 14/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2719644 m, 12107 m/sec, 7999948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 218/1397 15/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2769314 m, 9934 m/sec, 8156444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 210
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 223/1397 15/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2821116 m, 10360 m/sec, 8327715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 228/1397 15/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2880016 m, 11780 m/sec, 8519490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 233/1397 15/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2927727 m, 9542 m/sec, 8670757 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 238/1397 16/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 2990411 m, 12536 m/sec, 8880675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 243/1397 16/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3039326 m, 9783 m/sec, 9034807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 216
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 248/1397 16/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3099554 m, 12045 m/sec, 9237396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 217
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 253/1397 16/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3151702 m, 10429 m/sec, 9402254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 258/1397 17/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3208234 m, 11306 m/sec, 9591923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 263/1397 17/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3280138 m, 14380 m/sec, 9827139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 268/1397 17/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3318801 m, 7732 m/sec, 9951968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 222
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 273/1397 18/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3394643 m, 15168 m/sec, 10202038 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 278/1397 18/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3431489 m, 7369 m/sec, 10320769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 225
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 283/1397 18/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3508525 m, 15407 m/sec, 10574635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 288/1397 18/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3548307 m, 7956 m/sec, 10704009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 293/1397 19/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3621546 m, 14647 m/sec, 10944359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 298/1397 19/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3669376 m, 9566 m/sec, 11102112 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 230
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 303/1397 19/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3733754 m, 12875 m/sec, 11311264 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 231
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 308/1397 20/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3794770 m, 12203 m/sec, 11515315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 313/1397 20/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3820373 m, 5120 m/sec, 11594075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 318/1397 20/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3880682 m, 12061 m/sec, 11789105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 323/1397 20/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3939987 m, 11861 m/sec, 11983267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 236
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 328/1397 21/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 3982895 m, 8581 m/sec, 12122030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 333/1397 21/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4025700 m, 8561 m/sec, 12261566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 338/1397 21/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4074298 m, 9719 m/sec, 12421871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 240
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 343/1397 21/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4118805 m, 8901 m/sec, 12567858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 348/1397 22/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4171010 m, 10441 m/sec, 12739539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 353/1397 22/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4226199 m, 11037 m/sec, 12925109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 358/1397 22/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4277892 m, 10338 m/sec, 13097890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 363/1397 22/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4320133 m, 8448 m/sec, 13236446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 368/1397 23/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4372326 m, 10438 m/sec, 13410496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 373/1397 23/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4413206 m, 8176 m/sec, 13545303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 249
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 378/1397 23/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4463589 m, 10076 m/sec, 13713042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 383/1397 23/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4512083 m, 9698 m/sec, 13874164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 388/1397 24/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4562003 m, 9984 m/sec, 14040847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 393/1397 24/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4616507 m, 10900 m/sec, 14226948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 398/1397 24/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4676049 m, 11908 m/sec, 14429170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 254
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 403/1397 24/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4732326 m, 11255 m/sec, 14617376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 255
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 408/1397 25/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4796945 m, 12923 m/sec, 14835489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 413/1397 25/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4844929 m, 9596 m/sec, 14993429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 418/1397 25/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4906516 m, 12317 m/sec, 15206458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 423/1397 26/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 4959441 m, 10585 m/sec, 15383233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 428/1397 26/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5012407 m, 10593 m/sec, 15559194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 433/1397 26/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5071764 m, 11871 m/sec, 15767449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 438/1397 26/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5126719 m, 10991 m/sec, 15949725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 264
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 443/1397 27/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5180724 m, 10801 m/sec, 16131195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 448/1397 27/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5248089 m, 13473 m/sec, 16365632 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 453/1397 27/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5299934 m, 10369 m/sec, 16536058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 268
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 458/1397 28/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5365204 m, 13054 m/sec, 16765745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 463/1397 28/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5419339 m, 10827 m/sec, 16944652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 271
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 468/1397 28/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5478082 m, 11748 m/sec, 17149365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 272
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 473/1397 29/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5542029 m, 12789 m/sec, 17364905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 478/1397 29/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5598201 m, 11234 m/sec, 17554345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 483/1397 29/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5667910 m, 13941 m/sec, 17795631 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 277
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 488/1397 30/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5722225 m, 10863 m/sec, 17977215 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 493/1397 30/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5793597 m, 14274 m/sec, 18227130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 498/1397 30/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5849040 m, 11088 m/sec, 18411358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 503/1397 31/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5921011 m, 14394 m/sec, 18663191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 283
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 508/1397 31/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 5981238 m, 12045 m/sec, 18865171 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 513/1397 31/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6067483 m, 17249 m/sec, 19170622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 518/1397 31/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6106805 m, 7864 m/sec, 19296971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 286
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 523/1397 32/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6192671 m, 17173 m/sec, 19598414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 528/1397 32/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6237746 m, 9015 m/sec, 19753860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 533/1397 32/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6277072 m, 7865 m/sec, 19881463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 538/1397 33/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6329934 m, 10572 m/sec, 20069779 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 292
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 543/1397 33/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6381126 m, 10238 m/sec, 20251039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 548/1397 33/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6411119 m, 5998 m/sec, 20341169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 553/1397 33/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6485123 m, 14800 m/sec, 20602503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 558/1397 34/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6541876 m, 11350 m/sec, 20797875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 296
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 563/1397 34/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6612183 m, 14061 m/sec, 21036349 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 568/1397 34/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6683742 m, 14311 m/sec, 21290958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 298
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 573/1397 35/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6741108 m, 11473 m/sec, 21478550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 578/1397 35/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6815540 m, 14886 m/sec, 21742870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 301
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 583/1397 35/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6872584 m, 11408 m/sec, 21935382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 302
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 588/1397 36/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 6944625 m, 14408 m/sec, 22183844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 304
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 593/1397 36/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7018526 m, 14780 m/sec, 22447121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 598/1397 36/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7075738 m, 11442 m/sec, 22634482 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 603/1397 37/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7152161 m, 15284 m/sec, 22904600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 608/1397 37/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7218126 m, 13193 m/sec, 23137037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 309
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 613/1397 37/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7283441 m, 13063 m/sec, 23353627 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 310
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 618/1397 38/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7360209 m, 15353 m/sec, 23627024 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 623/1397 38/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7411038 m, 10165 m/sec, 23800546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 628/1397 38/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7456529 m, 9098 m/sec, 23949821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 633/1397 39/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7523917 m, 13477 m/sec, 24169603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 315
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 638/1397 39/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7590853 m, 13387 m/sec, 24393585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 643/1397 39/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7639841 m, 9797 m/sec, 24555529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 648/1397 40/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7698467 m, 11725 m/sec, 24756103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 319
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 653/1397 40/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7741299 m, 8566 m/sec, 24897027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 658/1397 40/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7794903 m, 10720 m/sec, 25075759 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 663/1397 40/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7852045 m, 11428 m/sec, 25270419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 668/1397 41/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7907068 m, 11004 m/sec, 25457964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 673/1397 41/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 7963227 m, 11231 m/sec, 25649306 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 325
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 678/1397 41/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8019199 m, 11194 m/sec, 25839875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 683/1397 41/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8074285 m, 11017 m/sec, 26027118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 688/1397 42/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8131304 m, 11403 m/sec, 26220834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 693/1397 42/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8194406 m, 12620 m/sec, 26437293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 698/1397 42/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8249919 m, 11102 m/sec, 26626358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 703/1397 43/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8310833 m, 12182 m/sec, 26839578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 333
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 708/1397 43/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8385141 m, 14861 m/sec, 27099397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 713/1397 43/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8449046 m, 12781 m/sec, 27317624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 718/1397 44/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8503399 m, 10870 m/sec, 27499748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 723/1397 44/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8562074 m, 11735 m/sec, 27706120 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 729/1397 44/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8630691 m, 13723 m/sec, 27944426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 734/1397 45/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8690475 m, 11956 m/sec, 28146275 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 341
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 739/1397 45/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8754940 m, 12893 m/sec, 28373889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 744/1397 45/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8826133 m, 14238 m/sec, 28621318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 749/1397 46/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8886577 m, 12088 m/sec, 28826086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 754/1397 46/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 8959370 m, 14558 m/sec, 29087925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 759/1397 46/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9022844 m, 12694 m/sec, 29301782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 764/1397 47/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9087385 m, 12908 m/sec, 29530146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 769/1397 47/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9159604 m, 14443 m/sec, 29781396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 774/1397 47/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9220727 m, 12224 m/sec, 29990115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 351
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 779/1397 48/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9297665 m, 15387 m/sec, 30264769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 784/1397 48/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9358052 m, 12077 m/sec, 30469008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 789/1397 48/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9436091 m, 15607 m/sec, 30749599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 794/1397 49/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9502861 m, 13354 m/sec, 30976351 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 799/1397 49/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9593556 m, 18139 m/sec, 31305840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 804/1397 49/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9641033 m, 9495 m/sec, 31460218 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 809/1397 50/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9732041 m, 18201 m/sec, 31790688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 814/1397 50/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9778767 m, 9345 m/sec, 31943686 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 819/1397 50/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9870001 m, 18246 m/sec, 32272263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 364
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 824/1397 51/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 9918846 m, 9769 m/sec, 32441267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 829/1397 51/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10007058 m, 17642 m/sec, 32750579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 834/1397 52/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10076342 m, 13856 m/sec, 33000890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 839/1397 52/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10142519 m, 13235 m/sec, 33223533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 844/1397 52/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10229434 m, 17383 m/sec, 33540952 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 849/1397 53/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10269180 m, 7949 m/sec, 33667037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 854/1397 53/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10345140 m, 15192 m/sec, 33937614 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 859/1397 53/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10416865 m, 14345 m/sec, 34199211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 864/1397 54/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10480144 m, 12655 m/sec, 34410595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 869/1397 54/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10557331 m, 15437 m/sec, 34689309 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 874/1397 54/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10620753 m, 12684 m/sec, 34912788 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 879/1397 55/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10696554 m, 15160 m/sec, 35175506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1685 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 884/1397 55/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10776681 m, 16025 m/sec, 35467507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1690 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 889/1397 55/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10837689 m, 12201 m/sec, 35672008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1695 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 894/1397 56/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10917829 m, 16028 m/sec, 35958851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1700 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 899/1397 56/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 10990364 m, 14507 m/sec, 36224149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1705 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 904/1397 56/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11049945 m, 11916 m/sec, 36421897 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1710 secs. Pages in use: 388
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 909/1397 57/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11131578 m, 16326 m/sec, 36716063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1715 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 914/1397 57/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11208821 m, 15448 m/sec, 36998107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1720 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 919/1397 58/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11270598 m, 12355 m/sec, 37203085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1725 secs. Pages in use: 394
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 924/1397 58/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11353297 m, 16539 m/sec, 37501816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1730 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 929/1397 58/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11430426 m, 15425 m/sec, 37782863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1735 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 934/1397 59/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11492737 m, 12462 m/sec, 37989730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1740 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 939/1397 59/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11575490 m, 16550 m/sec, 38288518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1745 secs. Pages in use: 399
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 944/1397 60/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11654348 m, 15771 m/sec, 38576831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1750 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 949/1397 60/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11716114 m, 12353 m/sec, 38781916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1755 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 954/1397 60/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11797492 m, 16275 m/sec, 39075419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1760 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 959/1397 61/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11878730 m, 16247 m/sec, 39372315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1765 secs. Pages in use: 405
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 964/1397 61/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 11944496 m, 13153 m/sec, 39593613 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1770 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 969/1397 61/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12036024 m, 18305 m/sec, 39923205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1775 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 974/1397 62/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12126966 m, 18188 m/sec, 40256820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1780 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 979/1397 62/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12170312 m, 8669 m/sec, 40404176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1785 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 984/1397 62/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12214207 m, 8779 m/sec, 40545761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1790 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 989/1397 63/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12280359 m, 13230 m/sec, 40764148 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1795 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 994/1397 63/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12353163 m, 14560 m/sec, 41008346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1800 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 999/1397 63/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12412971 m, 11961 m/sec, 41211126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1805 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1004/1397 64/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12471008 m, 11607 m/sec, 41406713 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1810 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1009/1397 64/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12528731 m, 11544 m/sec, 41605804 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1815 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1014/1397 64/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12583191 m, 10892 m/sec, 41789341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1820 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1019/1397 65/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12642901 m, 11942 m/sec, 41991439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1825 secs. Pages in use: 420
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1024/1397 65/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12704778 m, 12375 m/sec, 42204018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1830 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1029/1397 65/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12766818 m, 12408 m/sec, 42417754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1835 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1034/1397 65/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12828879 m, 12412 m/sec, 42631204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1840 secs. Pages in use: 423
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1039/1397 66/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12897041 m, 13632 m/sec, 42867768 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1845 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1044/1397 66/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 12958082 m, 12208 m/sec, 43078266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1850 secs. Pages in use: 426
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1049/1397 66/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 13022381 m, 12859 m/sec, 43305204 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1855 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1054/1397 67/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 13092036 m, 13931 m/sec, 43550233 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1860 secs. Pages in use: 429
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1059/1397 67/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 13157740 m, 13140 m/sec, 43775490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1865 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1064/1397 67/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 13221156 m, 12683 m/sec, 43993018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1870 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1069/1397 68/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 13284818 m, 12732 m/sec, 44219748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1875 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1074/1397 68/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 13357725 m, 14581 m/sec, 44476986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1880 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1079/1397 68/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 13420999 m, 12654 m/sec, 44692409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1885 secs. Pages in use: 435
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1084/1397 69/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 13486668 m, 13133 m/sec, 44925268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1890 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1089/1397 69/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 13562507 m, 15167 m/sec, 45194267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1895 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-04: EFAG 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 58 EG EXCL 1094/1397 69/2000 BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02 13621702 m, 11839 m/sec, 45395365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1900 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-06: EXEF true state space /EXEF[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-07: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-09: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-11: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-12: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-14: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N50-CTLCardinality-2024-02: EG 0 0 1 0 2 0 0 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-PT-V80P50N50"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-PT-V80P50N50, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400500313"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-PT-V80P50N50.tgz
mv BridgeAndVehicles-PT-V80P50N50 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;