About the Execution of LoLA for BridgeAndVehicles-PT-V80P50N10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3158.936 | 3600000.00 | 428241.00 | 755.60 | T??FF??????FT??F | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400500299.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-PT-V80P50N10, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400500299
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 7.1M
-rw-r--r-- 1 mcc users 17K Apr 13 01:04 CTLCardinality.txt
-rw-r--r-- 1 mcc users 114K Apr 13 01:04 CTLCardinality.xml
-rw-r--r-- 1 mcc users 298K Apr 13 01:00 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.2M Apr 13 01:00 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 14K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 54K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 127K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 399K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 47K Apr 13 01:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 237K Apr 13 01:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 596K Apr 13 01:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 2.3M Apr 13 01:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.3K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.0K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.7M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-00
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-03
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-04
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-11
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-12
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14
FORMULA_NAME BridgeAndVehicles-PT-V80P50N10-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717017185141
FORMULA BridgeAndVehicles-PT-V80P50N10-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N10-LTLCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N10-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N10-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N10-LTLCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P50N10-LTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 41 (type CNST) for 40 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 41 (type CNST) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-03
[[35mlola[0m][I] time limit : 255 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 10 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 674
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-11
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 674
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 53 (type FNDP) for 12 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type EQUN) for 12 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 53 (type FNDP) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 54 (type EQUN) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-04 (obsolete)
[[35mlola[0m][I] FINISHED task # 54 (type EQUN) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-04
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 2/357 1/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 61267 m, 12253 m/sec, 176210 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 7/357 3/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 270908 m, 41928 m/sec, 753879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 12/357 5/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 483502 m, 42518 m/sec, 1335417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 17/357 6/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 692753 m, 41850 m/sec, 1906391 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 22/357 8/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 901867 m, 41822 m/sec, 2477546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 27/357 10/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 1110205 m, 41667 m/sec, 3046276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 32/357 11/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 1318042 m, 41567 m/sec, 3612770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 37/357 13/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 1504388 m, 37269 m/sec, 4120651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 42/357 14/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 1704281 m, 39978 m/sec, 4666698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 47/357 16/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 1896101 m, 38364 m/sec, 5188985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 52/357 18/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 2102604 m, 41300 m/sec, 5752055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 57/357 19/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 2308812 m, 41241 m/sec, 6314388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 62/357 21/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 2515371 m, 41311 m/sec, 6877687 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 67/357 23/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 2723173 m, 41560 m/sec, 7450433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 72/357 24/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 2931402 m, 41645 m/sec, 8054154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 24
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 77/357 26/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 3141670 m, 42053 m/sec, 8708538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 82/357 27/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 3327305 m, 37127 m/sec, 9332559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 87/357 29/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 3531007 m, 40740 m/sec, 10069884 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 92/357 31/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 3729442 m, 39687 m/sec, 10837665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 97/357 32/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 3943954 m, 42902 m/sec, 11723528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 102/357 34/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 4153007 m, 41810 m/sec, 12628075 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 107/357 35/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 4337687 m, 36936 m/sec, 13351937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 112/357 37/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 4515360 m, 35534 m/sec, 13980534 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 117/357 38/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 4695913 m, 36110 m/sec, 14623481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 122/357 40/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 4875777 m, 35972 m/sec, 15268054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 127/357 41/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 5055421 m, 35928 m/sec, 15910127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 132/357 42/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 5235102 m, 35936 m/sec, 16556721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 137/357 44/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 5414751 m, 35929 m/sec, 17202315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 142/357 45/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 5595397 m, 36129 m/sec, 17855799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 147/357 47/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 5775278 m, 35976 m/sec, 18502579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 152/357 48/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 5953805 m, 35705 m/sec, 19145382 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 157/357 50/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 6131986 m, 35636 m/sec, 19788933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 162/357 51/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 6310939 m, 35790 m/sec, 20437885 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 167/357 53/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 6490053 m, 35822 m/sec, 21089225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 172/357 54/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 6668667 m, 35722 m/sec, 21732801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 177/357 56/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 6847530 m, 35772 m/sec, 22382260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 182/357 57/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 7026275 m, 35749 m/sec, 23029760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 187/357 58/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 7205342 m, 35813 m/sec, 23680653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 192/357 60/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 7383430 m, 35617 m/sec, 24358408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 197/357 61/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 7562671 m, 35848 m/sec, 25080072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 202/357 63/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 7741912 m, 35848 m/sec, 25844754 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 207/357 64/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 7920920 m, 35801 m/sec, 26656073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 212/357 66/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 8099450 m, 35706 m/sec, 27515291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 217/357 67/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 8278613 m, 35832 m/sec, 28427343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 222/357 68/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 8457949 m, 35867 m/sec, 29385878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 227/357 70/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 8635548 m, 35519 m/sec, 30372202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 232/357 71/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 8809552 m, 34800 m/sec, 31366190 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 237/357 72/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 8974981 m, 33085 m/sec, 31966850 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 242/357 74/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 9147244 m, 34452 m/sec, 32577237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 247/357 75/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 9321427 m, 34836 m/sec, 33196746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 252/357 77/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 9495456 m, 34805 m/sec, 33820347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 257/357 78/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 9670547 m, 35018 m/sec, 34449891 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 262/357 79/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 9844871 m, 34864 m/sec, 35075552 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 267/357 81/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 10018364 m, 34698 m/sec, 35697187 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 272/357 82/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 10193762 m, 35079 m/sec, 36329540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 277/357 84/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 10368888 m, 35025 m/sec, 36959459 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 282/357 85/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 10542824 m, 34787 m/sec, 37586322 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 287/357 86/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 10710593 m, 33553 m/sec, 38192815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 292/357 88/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 10869664 m, 31814 m/sec, 38769393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 297/357 89/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 11030773 m, 32221 m/sec, 39348601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 302/357 90/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 11203721 m, 34589 m/sec, 39979473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 307/357 92/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 11377631 m, 34782 m/sec, 40604319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 312/357 93/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 11553430 m, 35159 m/sec, 41246052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 317/357 95/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 11726900 m, 34694 m/sec, 41868938 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 322/357 96/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 11902770 m, 35174 m/sec, 42509928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 327/357 97/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 12077259 m, 34897 m/sec, 43142972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 332/357 99/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 12252432 m, 35034 m/sec, 43804799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 337/357 100/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 12428571 m, 35227 m/sec, 44503502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 342/357 102/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 12605207 m, 35327 m/sec, 45240184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 347/357 103/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 12781873 m, 35333 m/sec, 46018335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 352/357 104/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 12958226 m, 35270 m/sec, 46836022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 357/357 106/2000 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 13134711 m, 35297 m/sec, 47695949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 29 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 47 (type EXCL) for 46 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14
[[35mlola[0m][I] time limit : 357 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08
[[35mlola[0m][I] time limit : 3215 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 47 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 674
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 5/357 2/5 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 215102 m, -2583921 m/sec, 600350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 LTL EXCL 10/357 4/5 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 429962 m, 42972 m/sec, 1188283 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 29 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13
[[35mlola[0m][I] time limit : 400 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 754
[[35mlola[0m][I] fired transitions : 754
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10
[[35mlola[0m][I] time limit : 457 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 674
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09
[[35mlola[0m][I] time limit : 533 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07
[[35mlola[0m][I] time limit : 640 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 674
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06
[[35mlola[0m][I] time limit : 800 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 23 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05
[[35mlola[0m][I] time limit : 1066 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01
[[35mlola[0m][I] time limit : 1600 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 676
[[35mlola[0m][I] fired transitions : 677
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02
[[35mlola[0m][I] time limit : 3200 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for BridgeAndVehicles-PT-V80P50N10-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 499
[[35mlola[0m][I] fired transitions : 500
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1155 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1160 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1165 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1170 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1175 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1180 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1185 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1190 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1195 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1200 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1205 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1210 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1215 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1220 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1225 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1230 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1235 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1240 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1245 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1250 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1255 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1260 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1265 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1270 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1275 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1280 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1285 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1290 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1295 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1300 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1305 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1310 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1315 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1320 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1325 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1330 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1335 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1340 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1345 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1350 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1355 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1360 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1365 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1370 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1375 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1380 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1385 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1390 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1395 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1400 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1405 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1410 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1415 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1420 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1425 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1430 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1435 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1440 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1445 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1450 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1455 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1460 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1465 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1470 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1475 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1480 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1485 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1490 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1495 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1500 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1505 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1510 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1515 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1520 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1525 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1530 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1535 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1540 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1545 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1550 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1555 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1560 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1565 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1570 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1575 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1580 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1585 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1590 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1595 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1600 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1605 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1610 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1615 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1620 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1625 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1630 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1635 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1640 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1645 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1650 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1655 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1660 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1665 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1670 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1675 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1680 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1826 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1831 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1836 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1841 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1846 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1851 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1856 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1861 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1866 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1871 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1876 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1881 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1886 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1891 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1896 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1901 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1906 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1911 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1916 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1921 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1926 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1931 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1936 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1941 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1946 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1951 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1956 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1961 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1966 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1971 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1976 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1981 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1986 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1991 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1996 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2001 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2006 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2011 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-01: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-03: LTL/CTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-04: CONJ false findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-06: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-11: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-14: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P50N10-LTLCardinality-08: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 2016 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P50N10-LTLCardinality-00: INITIAL true preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-PT-V80P50N10"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-PT-V80P50N10, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400500299"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-PT-V80P50N10.tgz
mv BridgeAndVehicles-PT-V80P50N10 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;