About the Execution of LoLA for BridgeAndVehicles-PT-V80P20N20
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8605.491 | 3600000.00 | 1358323.00 | 584.70 | F?T??T?F?FFTTFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400500281.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
........................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-PT-V80P20N20, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400500281
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 27K Apr 13 02:37 CTLCardinality.txt
-rw-r--r-- 1 mcc users 150K Apr 13 02:37 CTLCardinality.xml
-rw-r--r-- 1 mcc users 698K Apr 13 02:30 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.6M Apr 13 02:30 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 15K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 54K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 206K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 604K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 30K Apr 13 04:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 192K Apr 13 04:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1.5M Apr 13 04:14 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 5.7M Apr 13 04:14 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.5K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 3.1M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14
FORMULA_NAME BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717015580821
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 45 (type CNST) for 44 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 53 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 45 (type CNST) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 20 (type CNST) for 19 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 32 (type CNST) for 31 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 42 (type CNST) for 41 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 20 (type CNST) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 32 (type CNST) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 42 (type CNST) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 37 (type EXCL) for 34 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 323 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 37 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 355 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 47 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] fired transitions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 39 (type EXCL) for 34 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 395 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 61 (type EQUN) for 12 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 22 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 22 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 39 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 827
[[35mlola[0m][I] fired transitions : 1655
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 508 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 3768
[[35mlola[0m][I] fired transitions : 8584
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 29 (type EXCL) for 28 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 592 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 61 (type EQUN) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 3/592 2/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 293627 m, 58725 m/sec, 1026511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 8/592 5/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 687566 m, 78787 m/sec, 2417858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 13/592 7/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 1098927 m, 82272 m/sec, 3849273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 56 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 18/592 10/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 1523292 m, 84873 m/sec, 5334261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 61 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 23/592 12/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 1889702 m, 73282 m/sec, 6394180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 66 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 28/592 14/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 2276961 m, 77451 m/sec, 7441704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 71 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 33/592 16/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 2658370 m, 76281 m/sec, 8474845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 76 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 38/592 19/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 3044476 m, 77221 m/sec, 9594179 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 81 secs. Pages in use: 19
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 43/592 21/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 3395436 m, 70192 m/sec, 10729796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 86 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 48/592 23/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 3757661 m, 72445 m/sec, 11997871 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 91 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 53/592 25/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 4120414 m, 72550 m/sec, 13285812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 96 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 58/592 27/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 4484633 m, 72843 m/sec, 14585882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 101 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 63/592 29/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 4836063 m, 70286 m/sec, 15735443 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 106 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 68/592 31/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 5183545 m, 69496 m/sec, 16905539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 111 secs. Pages in use: 31
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 73/592 33/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 5541957 m, 71682 m/sec, 18156994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 116 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 78/592 35/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 5903058 m, 72220 m/sec, 19442597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 121 secs. Pages in use: 35
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ 0 2 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 29 CTL EXCL 83/592 37/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08 6260716 m, 71531 m/sec, 20707133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 126 secs. Pages in use: 37
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 29 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 6536608
[[35mlola[0m][I] fired transitions : 21678020
[[35mlola[0m][I] time used : 87
[[35mlola[0m][I] memory pages used : 39
[[35mlola[0m][I] LAUNCH task # 15 (type EXCL) for 12 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 694 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 15 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 122
[[35mlola[0m][I] fired transitions : 121
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 1156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1/1156 1/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 47583 m, 9516 m/sec, 223216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 131 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 6/1156 2/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 224179 m, 35319 m/sec, 1053889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 136 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 11/1156 3/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 400187 m, 35201 m/sec, 1884471 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 141 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 16/1156 4/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 575845 m, 35131 m/sec, 2714864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 146 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 21/1156 5/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 756770 m, 36185 m/sec, 3572115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 151 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 26/1156 6/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 937438 m, 36133 m/sec, 4426908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 156 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 31/1156 7/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 1117745 m, 36061 m/sec, 5281147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 161 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 36/1156 8/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 1300460 m, 36543 m/sec, 6147607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 166 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 41/1156 9/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 1482381 m, 36384 m/sec, 7011343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 171 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 46/1156 10/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 1663882 m, 36300 m/sec, 7872936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 176 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 51/1156 11/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 1845632 m, 36350 m/sec, 8736144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 181 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 56/1156 12/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 2026208 m, 36115 m/sec, 9593502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 186 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 61/1156 13/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 2206137 m, 35985 m/sec, 10448350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 191 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 66/1156 14/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 2388817 m, 36536 m/sec, 11318818 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 196 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 71/1156 15/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 2569429 m, 36122 m/sec, 12174009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 201 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 76/1156 16/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 2751804 m, 36475 m/sec, 13040263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 206 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 81/1156 17/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 2933328 m, 36304 m/sec, 13902452 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 211 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 86/1156 18/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 3112817 m, 35897 m/sec, 14755237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 216 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 91/1156 20/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 3294054 m, 36247 m/sec, 15613953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 221 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 96/1156 21/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 3473099 m, 35809 m/sec, 16464870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 226 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 101/1156 21/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 3631702 m, 31720 m/sec, 17217654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 231 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 106/1156 22/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 3793079 m, 32275 m/sec, 17986018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 236 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 111/1156 23/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 3957493 m, 32882 m/sec, 18766967 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 241 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 116/1156 24/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 4111088 m, 30719 m/sec, 19591240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 246 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 121/1156 25/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 4243784 m, 26539 m/sec, 20310595 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 251 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 126/1156 26/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 4376900 m, 26623 m/sec, 21031082 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 256 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 131/1156 27/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 4511267 m, 26873 m/sec, 21756504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 261 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 136/1156 27/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 4646598 m, 27066 m/sec, 22487681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 266 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 141/1156 28/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 4792379 m, 29156 m/sec, 23278744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 271 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 146/1156 29/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 4950741 m, 31672 m/sec, 24158132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 276 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 151/1156 30/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 5111660 m, 32183 m/sec, 25051547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 281 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 156/1156 31/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 5272617 m, 32191 m/sec, 25946528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 286 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 161/1156 32/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 5432439 m, 31964 m/sec, 26833114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 291 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 166/1156 33/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 5591437 m, 31799 m/sec, 27712750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 296 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 171/1156 34/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 5753721 m, 32456 m/sec, 28617212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 301 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 176/1156 35/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 5912255 m, 31706 m/sec, 29492084 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 306 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 181/1156 36/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 6075572 m, 32663 m/sec, 30404547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 311 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 186/1156 36/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 6235605 m, 32006 m/sec, 31288272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 316 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 191/1156 37/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 6397530 m, 32385 m/sec, 32191323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 321 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 196/1156 38/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 6558521 m, 32198 m/sec, 33084834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 326 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 201/1156 39/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 6707812 m, 29858 m/sec, 33911299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 331 secs. Pages in use: 39
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 206/1156 40/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 6844654 m, 27368 m/sec, 34670141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 336 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 211/1156 41/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 6990060 m, 29081 m/sec, 35492017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 341 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 216/1156 42/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 7133968 m, 28781 m/sec, 36305518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 346 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 221/1156 42/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 7288937 m, 30993 m/sec, 37169566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 351 secs. Pages in use: 42
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 226/1156 43/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 7451240 m, 32460 m/sec, 38076195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 356 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 231/1156 44/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 7614196 m, 32591 m/sec, 38985538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 361 secs. Pages in use: 44
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 236/1156 45/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 7776358 m, 32432 m/sec, 39892219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 366 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 241/1156 46/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 7944751 m, 33678 m/sec, 40841440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 371 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 246/1156 47/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 8110204 m, 33090 m/sec, 41773946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 376 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 251/1156 48/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 8276478 m, 33254 m/sec, 42711375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 381 secs. Pages in use: 48
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 256/1156 49/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 8419540 m, 28612 m/sec, 43504953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 386 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 261/1156 50/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 8561061 m, 28304 m/sec, 44295004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 391 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 266/1156 51/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 8707096 m, 29207 m/sec, 45123802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 396 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 271/1156 51/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 8847551 m, 28091 m/sec, 45889034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 401 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 276/1156 52/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 8993118 m, 29113 m/sec, 46681858 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 406 secs. Pages in use: 52
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 281/1156 53/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 9137299 m, 28836 m/sec, 47465373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 411 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 286/1156 54/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 9282853 m, 29110 m/sec, 48257857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 416 secs. Pages in use: 54
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 291/1156 55/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 9428271 m, 29083 m/sec, 49048320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 421 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 296/1156 56/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 9573005 m, 28946 m/sec, 49838540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 426 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 301/1156 56/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 9718446 m, 29088 m/sec, 50629539 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 431 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 306/1156 57/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 9871637 m, 30638 m/sec, 51475829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 436 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 311/1156 58/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 10031717 m, 32016 m/sec, 52368177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 441 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 316/1156 59/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 10186563 m, 30969 m/sec, 53226514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 446 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 321/1156 60/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 10329533 m, 28594 m/sec, 54022772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 451 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 326/1156 61/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 10466103 m, 27314 m/sec, 54780483 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 456 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 331/1156 62/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 10599589 m, 26697 m/sec, 55520946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 461 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 336/1156 62/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 10745866 m, 29255 m/sec, 56334609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 466 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 341/1156 63/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 10903912 m, 31609 m/sec, 57214821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 471 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 346/1156 64/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 11061429 m, 31503 m/sec, 58089373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 476 secs. Pages in use: 64
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 351/1156 65/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 11214771 m, 30668 m/sec, 58939043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 481 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 356/1156 66/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 11373836 m, 31813 m/sec, 59827407 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 487 secs. Pages in use: 66
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 362/1156 67/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 11531041 m, 31441 m/sec, 60703256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 492 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 367/1156 68/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 11687563 m, 31304 m/sec, 61573710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 497 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 372/1156 69/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 11844296 m, 31346 m/sec, 62445315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 502 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 377/1156 70/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 12001383 m, 31417 m/sec, 63318800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 507 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 382/1156 70/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 12157081 m, 31139 m/sec, 64185355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 512 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 387/1156 71/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 12315477 m, 31679 m/sec, 65078442 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 517 secs. Pages in use: 71
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 392/1156 72/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 12471114 m, 31127 m/sec, 65953345 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 522 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 397/1156 73/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 12605100 m, 26797 m/sec, 66692933 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 527 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 402/1156 74/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 12746599 m, 28299 m/sec, 67494363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 532 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 407/1156 75/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 12884982 m, 27676 m/sec, 68274071 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 537 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 412/1156 75/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 13024273 m, 27858 m/sec, 69043361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 542 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 417/1156 76/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 13179505 m, 31046 m/sec, 69921412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 547 secs. Pages in use: 76
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 422/1156 77/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 13317918 m, 27682 m/sec, 70703168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 552 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 427/1156 78/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 13452737 m, 26963 m/sec, 71445267 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 557 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 432/1156 79/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 13604518 m, 30356 m/sec, 72307118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 562 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 437/1156 80/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 13755402 m, 30176 m/sec, 73156325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 567 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 442/1156 81/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 13908473 m, 30614 m/sec, 74003387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 572 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 447/1156 81/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 14070437 m, 32392 m/sec, 74920355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 577 secs. Pages in use: 81
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 452/1156 82/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 14229721 m, 31856 m/sec, 75821298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 582 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 457/1156 83/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 14380433 m, 30142 m/sec, 76644072 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 587 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 462/1156 84/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 14528142 m, 29541 m/sec, 77448782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 592 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 467/1156 85/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 14670534 m, 28478 m/sec, 78222352 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 597 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 472/1156 86/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 14815061 m, 28905 m/sec, 79010289 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 602 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 477/1156 87/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 14959697 m, 28927 m/sec, 79803355 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 607 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 482/1156 87/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 15105685 m, 29197 m/sec, 80597153 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 612 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 487/1156 88/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 15251136 m, 29090 m/sec, 81393392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 617 secs. Pages in use: 88
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 492/1156 89/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 15395931 m, 28959 m/sec, 82185167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 622 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 497/1156 90/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 15542573 m, 29328 m/sec, 82992311 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 627 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 502/1156 91/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 15696934 m, 30872 m/sec, 83854468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 632 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 507/1156 92/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 15850591 m, 30731 m/sec, 84709230 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 637 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 512/1156 93/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 16002605 m, 30402 m/sec, 85550013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 642 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 517/1156 93/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 16162623 m, 32003 m/sec, 86443851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 647 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 522/1156 94/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 16322803 m, 32036 m/sec, 87335436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 652 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 527/1156 95/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 16478744 m, 31188 m/sec, 88203165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 657 secs. Pages in use: 95
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 532/1156 96/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 16634707 m, 31192 m/sec, 89065389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 662 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 537/1156 97/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 16795151 m, 32088 m/sec, 89964474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 667 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 542/1156 98/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 16952884 m, 31546 m/sec, 90842173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 672 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 547/1156 99/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 17111309 m, 31685 m/sec, 91724464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 677 secs. Pages in use: 99
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 552/1156 100/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 17269744 m, 31687 m/sec, 92607263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 682 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 557/1156 101/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 17428234 m, 31698 m/sec, 93490067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 687 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 562/1156 102/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 17571565 m, 28666 m/sec, 94288403 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 692 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 567/1156 102/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 17724158 m, 30518 m/sec, 95138902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 697 secs. Pages in use: 102
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 572/1156 103/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 17868986 m, 28965 m/sec, 95946231 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 702 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 577/1156 104/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 18011148 m, 28432 m/sec, 96740052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 707 secs. Pages in use: 104
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 582/1156 105/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 18153206 m, 28411 m/sec, 97526637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 712 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 587/1156 106/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 18296148 m, 28588 m/sec, 98325157 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 717 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 592/1156 107/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 18451636 m, 31097 m/sec, 99203808 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 722 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 597/1156 107/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 18603930 m, 30458 m/sec, 100058052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 727 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 602/1156 108/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 18749043 m, 29022 m/sec, 100865685 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 732 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 607/1156 109/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 18911115 m, 32414 m/sec, 101781520 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 737 secs. Pages in use: 109
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 612/1156 110/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 19069439 m, 31664 m/sec, 102670704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 742 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 617/1156 111/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 19224717 m, 31055 m/sec, 103529641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 747 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 622/1156 112/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 19388783 m, 32813 m/sec, 104461945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 752 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 627/1156 113/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 19547261 m, 31695 m/sec, 105352245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 757 secs. Pages in use: 113
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 632/1156 114/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 19702595 m, 31066 m/sec, 106213869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 762 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 637/1156 115/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 19865386 m, 32558 m/sec, 107137419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 767 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 642/1156 116/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 20023114 m, 31545 m/sec, 108019882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 772 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 647/1156 117/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 20182367 m, 31850 m/sec, 108914149 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 777 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 652/1156 117/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 20342761 m, 32078 m/sec, 109818472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 782 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 657/1156 118/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 20500941 m, 31636 m/sec, 110699518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 787 secs. Pages in use: 118
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 662/1156 119/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 20663579 m, 32527 m/sec, 111617718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 792 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 667/1156 120/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 20816208 m, 30525 m/sec, 112441402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 797 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 672/1156 121/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 20957850 m, 28328 m/sec, 113212254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 802 secs. Pages in use: 121
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 677/1156 122/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 21094812 m, 27392 m/sec, 113959105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 807 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 682/1156 122/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 21218561 m, 24749 m/sec, 114637560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 812 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 687/1156 123/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 21344004 m, 25088 m/sec, 115324262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 817 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 692/1156 124/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 21470412 m, 25281 m/sec, 116015832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 822 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 697/1156 125/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 21604174 m, 26752 m/sec, 116747450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 827 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 702/1156 126/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 21748533 m, 28871 m/sec, 117541710 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 832 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 707/1156 126/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 21897152 m, 29723 m/sec, 118361249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 837 secs. Pages in use: 126
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 712/1156 127/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 22042390 m, 29047 m/sec, 119157223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 842 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 717/1156 128/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 22199679 m, 31457 m/sec, 120035096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 847 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 722/1156 129/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 22343770 m, 28818 m/sec, 120837056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 852 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 727/1156 130/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 22477952 m, 26836 m/sec, 121583269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 857 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 732/1156 131/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 22617614 m, 27932 m/sec, 122358501 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 862 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 737/1156 131/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 22760915 m, 28660 m/sec, 123152706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 867 secs. Pages in use: 131
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 742/1156 132/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 22914383 m, 30693 m/sec, 124009378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 872 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 747/1156 133/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 23072110 m, 31545 m/sec, 124891396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 877 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 752/1156 134/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 23225498 m, 30677 m/sec, 125746957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 882 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 757/1156 135/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 23361112 m, 27122 m/sec, 126499266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 887 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 762/1156 136/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 23495544 m, 26886 m/sec, 127245562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 892 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 767/1156 136/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 23634072 m, 27705 m/sec, 128024603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 897 secs. Pages in use: 136
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 772/1156 137/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 23791058 m, 31397 m/sec, 128900172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 902 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 777/1156 138/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 23940761 m, 29940 m/sec, 129734825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 907 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 782/1156 139/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 24078162 m, 27480 m/sec, 130500175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 912 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 787/1156 140/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 24233487 m, 31065 m/sec, 131366433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 917 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 792/1156 141/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 24379271 m, 29156 m/sec, 132178803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 922 secs. Pages in use: 141
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 797/1156 142/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 24533607 m, 30867 m/sec, 133041221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 927 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 802/1156 142/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 24684989 m, 30276 m/sec, 133879419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 932 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 807/1156 143/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 24840767 m, 31155 m/sec, 134756840 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 937 secs. Pages in use: 143
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 812/1156 144/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 24984121 m, 28670 m/sec, 135556958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 942 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 817/1156 145/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 25130958 m, 29367 m/sec, 136375211 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 947 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 822/1156 146/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 25277835 m, 29375 m/sec, 137196170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 952 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 827/1156 147/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 25431703 m, 30773 m/sec, 138065023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 957 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 832/1156 147/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 25564286 m, 26516 m/sec, 138808868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 962 secs. Pages in use: 147
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 837/1156 148/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 25704243 m, 27991 m/sec, 139594975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 967 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 842/1156 149/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 25843092 m, 27769 m/sec, 140377711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 972 secs. Pages in use: 149
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 847/1156 150/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 25984224 m, 28226 m/sec, 141160698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 977 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 852/1156 151/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 26131263 m, 29407 m/sec, 141992526 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 982 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 857/1156 152/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 26289641 m, 31675 m/sec, 142875304 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 987 secs. Pages in use: 152
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 862/1156 153/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 26454397 m, 32951 m/sec, 143806622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 992 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 867/1156 153/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 26613045 m, 31729 m/sec, 144699647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 997 secs. Pages in use: 153
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 872/1156 154/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 26770362 m, 31463 m/sec, 145578257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1002 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 877/1156 155/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 26930091 m, 31945 m/sec, 146478570 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1007 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 882/1156 156/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 27084901 m, 30962 m/sec, 147338470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1012 secs. Pages in use: 156
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 887/1156 157/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 27243926 m, 31805 m/sec, 148241078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1017 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 892/1156 158/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 27395343 m, 30283 m/sec, 149087197 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1022 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 897/1156 159/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 27544472 m, 29825 m/sec, 149929284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1027 secs. Pages in use: 159
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 902/1156 160/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 27689674 m, 29040 m/sec, 150740883 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1032 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 907/1156 160/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 27842041 m, 30473 m/sec, 151601029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1037 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 912/1156 161/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 27973403 m, 26272 m/sec, 152309538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1042 secs. Pages in use: 161
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 917/1156 162/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 28103229 m, 25965 m/sec, 153013020 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1047 secs. Pages in use: 162
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 922/1156 163/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 28224634 m, 24281 m/sec, 153673439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1052 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 927/1156 163/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 28350998 m, 25272 m/sec, 154366975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1057 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 932/1156 164/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 28491804 m, 28161 m/sec, 155139023 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1062 secs. Pages in use: 164
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 937/1156 165/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 28620748 m, 25788 m/sec, 155846626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1067 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 942/1156 166/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 28767093 m, 29269 m/sec, 156648947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1072 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 947/1156 167/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 28891737 m, 24928 m/sec, 157336348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1077 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 952/1156 167/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 29039819 m, 29616 m/sec, 158150450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1082 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 957/1156 168/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 29182124 m, 28461 m/sec, 158938142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1087 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 962/1156 169/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 29327144 m, 29004 m/sec, 159731780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1092 secs. Pages in use: 169
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 967/1156 170/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 29477406 m, 30052 m/sec, 160568050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1097 secs. Pages in use: 170
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 972/1156 171/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 29626309 m, 29780 m/sec, 161399185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1102 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 977/1156 171/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 29752049 m, 25148 m/sec, 162099054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1107 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 982/1156 172/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 29892236 m, 28037 m/sec, 162879936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1112 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 987/1156 173/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 30029231 m, 27399 m/sec, 163643037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1117 secs. Pages in use: 173
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 992/1156 174/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 30168480 m, 27849 m/sec, 164418389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1122 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 997/1156 175/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 30303428 m, 26989 m/sec, 165169675 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1127 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1002/1156 175/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 30437543 m, 26823 m/sec, 165916839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1132 secs. Pages in use: 175
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1007/1156 176/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 30572961 m, 27083 m/sec, 166670792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1137 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1012/1156 177/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 30712525 m, 27912 m/sec, 167450284 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1142 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1017/1156 178/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 30871001 m, 31695 m/sec, 168338546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1147 secs. Pages in use: 178
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1022/1156 179/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 31030222 m, 31844 m/sec, 169228181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1152 secs. Pages in use: 179
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1027/1156 180/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 31181197 m, 30195 m/sec, 170069982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1157 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1032/1156 181/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 31337143 m, 31189 m/sec, 170939329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1162 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1037/1156 181/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 31473665 m, 27304 m/sec, 171699141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1167 secs. Pages in use: 181
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1042/1156 182/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 31631817 m, 31630 m/sec, 172582509 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1172 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1047/1156 183/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 31789211 m, 31478 m/sec, 173458279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1177 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1052/1156 184/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 31952928 m, 32743 m/sec, 174381183 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1182 secs. Pages in use: 184
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1057/1156 185/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 32091266 m, 27667 m/sec, 175151548 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1187 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1062/1156 186/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 32247771 m, 31301 m/sec, 176023638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1192 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1067/1156 187/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 32387269 m, 27899 m/sec, 176797767 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1197 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1072/1156 188/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 32552239 m, 32994 m/sec, 177730320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1202 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1077/1156 188/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 32710145 m, 31581 m/sec, 178610493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1207 secs. Pages in use: 188
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1082/1156 189/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 32866069 m, 31184 m/sec, 179479702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1212 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1087/1156 190/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 33020526 m, 30891 m/sec, 180337126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1217 secs. Pages in use: 190
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1092/1156 191/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 33166796 m, 29254 m/sec, 181171487 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1222 secs. Pages in use: 191
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1097/1156 192/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 33324850 m, 31610 m/sec, 182052873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1227 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1102/1156 193/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 33490650 m, 33160 m/sec, 182991506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1232 secs. Pages in use: 193
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1107/1156 194/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 33647879 m, 31445 m/sec, 183873424 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1237 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1112/1156 195/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 33809414 m, 32307 m/sec, 184782318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1242 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1117/1156 196/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 33969092 m, 31935 m/sec, 185677262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1247 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1122/1156 196/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 34114214 m, 29024 m/sec, 186490033 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1252 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1127/1156 197/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 34263889 m, 29935 m/sec, 187334062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1257 secs. Pages in use: 197
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1132/1156 198/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 34419022 m, 31026 m/sec, 188194740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1262 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1137/1156 199/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 34583955 m, 32986 m/sec, 189133147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1267 secs. Pages in use: 199
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1142/1156 200/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 34728877 m, 28984 m/sec, 189935957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1272 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1147/1156 201/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 34881031 m, 30430 m/sec, 190802932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1277 secs. Pages in use: 201
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 1152/1156 202/2000 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 35027396 m, 29273 m/sec, 191613219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1282 secs. Pages in use: 202
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 4 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1287 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 57 (type EXCL) for 9 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 1156 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 2313 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 578
[[35mlola[0m][I] fired transitions : 578
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 5/1156 2/5 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 175362 m, -6970406 m/sec, 824063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1292 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 10/1156 3/5 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 352246 m, 35376 m/sec, 1657151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1297 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 15/1156 4/5 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 528300 m, 35210 m/sec, 2490165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1302 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 4 CTL EXCL 20/1156 5/5 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 695749 m, 33489 m/sec, 3284185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1307 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 4 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF 0 1 0 0 3 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1312 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 22 BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 2288 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 62 (type EXCL) for BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 488
[[35mlola[0m][I] fired transitions : 487
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1317 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1322 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1327 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1332 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1337 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1342 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1347 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1352 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1357 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1362 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1367 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1372 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1377 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1382 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1387 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1392 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1397 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1402 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1407 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1412 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1417 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1422 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1427 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1432 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1437 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1442 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1447 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1452 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1457 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1462 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1467 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1472 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1477 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1482 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1487 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1492 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1497 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1502 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1507 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1512 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1517 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1522 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1527 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1532 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1537 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1542 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1547 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1552 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1557 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1562 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1567 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1572 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1577 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1582 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1587 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1592 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1597 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1602 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1607 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1612 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1617 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1622 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1627 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1632 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1637 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1642 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1647 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1652 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1657 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1662 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1667 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1672 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1677 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1682 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1687 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1692 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1697 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1702 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1707 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1712 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1717 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1722 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1727 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1732 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1737 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1742 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1747 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1752 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1757 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1762 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1767 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1772 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1777 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1782 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1787 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1792 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1797 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1802 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1807 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1812 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1817 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1822 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1827 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1832 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1837 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1842 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1847 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1852 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1857 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1862 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1867 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1872 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1877 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1882 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1887 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1892 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1897 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1902 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1907 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1912 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1917 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1922 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1927 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-02: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-03: SP ECTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-04: CONJ false CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-05: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-06: AGEF false tscc_search[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-07: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-08: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-10: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-11: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-13: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-14: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-15: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1932 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V80P20N20-CTLCardinality-2024-00: INITIAL false preprocessing[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-PT-V80P20N20"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-PT-V80P20N20, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400500281"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-PT-V80P20N20.tgz
mv BridgeAndVehicles-PT-V80P20N20 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;