About the Execution of LoLA for BridgeAndVehicles-PT-V50P50N10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 13663.340 | 3600000.00 | 1366342.00 | 726.20 | ?F?F????F??????T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400400251.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..........................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-PT-V50P50N10, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400400251
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 3.2M
-rw-r--r-- 1 mcc users 18K Apr 13 02:30 CTLCardinality.txt
-rw-r--r-- 1 mcc users 107K Apr 13 02:30 CTLCardinality.xml
-rw-r--r-- 1 mcc users 129K Apr 13 02:26 CTLFireability.txt
-rw-r--r-- 1 mcc users 529K Apr 13 02:26 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 7.4K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 34K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 77K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 227K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 44K Apr 13 02:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 264K Apr 13 02:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 133K Apr 13 02:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 514K Apr 13 02:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.7K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.7K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.1M May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-01
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-03
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-08
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14
FORMULA_NAME BridgeAndVehicles-PT-V50P50N10-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717011937685
FORMULA BridgeAndVehicles-PT-V50P50N10-LTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N10-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N10-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V50P50N10-LTLCardinality-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 29 (type CNST) for 28 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 54 (type CNST) for 53 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 29 (type CNST) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 54 (type CNST) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 6 (type EXCL) for 3 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-01
[[35mlola[0m][I] time limit : 188 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 6 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 423
[[35mlola[0m][I] fired transitions : 423
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 37 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 57 (type FNDP) for 13 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type EQUN) for 13 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type FNDP) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-03 (obsolete)
[[35mlola[0m][I] FINISHED task # 58 (type EQUN) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 4/276 4/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11 472582 m, 94516 m/sec, 1538116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 14 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 9/276 8/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11 1040158 m, 113515 m/sec, 4984177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 14/276 13/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11 1738661 m, 139700 m/sec, 7319751 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 38 LTL EXCL 19/276 17/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11 2297410 m, 111749 m/sec, 10708561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 2722823
[[35mlola[0m][I] fired transitions : 13279830
[[35mlola[0m][I] time used : 22
[[35mlola[0m][I] memory pages used : 20
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 2/297 2/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 143396 m, 28679 m/sec, 369805 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 7/297 8/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 996214 m, 170563 m/sec, 3040638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 12/297 13/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 1722889 m, 145335 m/sec, 5490475 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 17/297 18/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 2389132 m, 133248 m/sec, 7768494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 22/297 23/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 3074057 m, 136985 m/sec, 10106510 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 27/297 29/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 3781688 m, 141526 m/sec, 12497973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 32/297 34/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 4542740 m, 152210 m/sec, 15074235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 37/297 40/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 5306432 m, 152738 m/sec, 17673592 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 40
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 42/297 46/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 6068619 m, 152437 m/sec, 20313369 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 46
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 47/297 51/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 6819192 m, 150114 m/sec, 22844225 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 52/297 57/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 7580062 m, 152174 m/sec, 25510464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 57
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 57/297 62/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 8317602 m, 147508 m/sec, 27980728 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 62
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 62/297 68/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 9072971 m, 151073 m/sec, 30639314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 67/297 74/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 9814292 m, 148264 m/sec, 33122078 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 72/297 79/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 10551250 m, 147391 m/sec, 35633822 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 79
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 77/297 85/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 11304642 m, 150678 m/sec, 38271698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 85
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 82/297 90/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 12035793 m, 146230 m/sec, 40715470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 87/297 96/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 12767356 m, 146312 m/sec, 43251819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 92/297 101/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 13507142 m, 147957 m/sec, 45808860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 97/297 106/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 14221096 m, 142790 m/sec, 48227555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 102/297 112/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 14959006 m, 147582 m/sec, 50804280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 107/297 117/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 15690712 m, 146341 m/sec, 53337616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 112/297 123/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 16408164 m, 143490 m/sec, 55763381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 123
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 117/297 128/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 17136178 m, 145602 m/sec, 58312054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 122/297 134/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 17871161 m, 146996 m/sec, 60920097 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 127/297 139/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 18579134 m, 141594 m/sec, 63290515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 139
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 132/297 144/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 19296350 m, 143443 m/sec, 65778388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 137/297 150/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 20023009 m, 145331 m/sec, 68350045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 142/297 155/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 20737974 m, 142993 m/sec, 70806566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 174 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 147/297 160/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 21442275 m, 140860 m/sec, 73217621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 179 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 152/297 166/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 22155127 m, 142570 m/sec, 75722455 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 184 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 157/297 171/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 22881595 m, 145293 m/sec, 78305949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 189 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 162/297 176/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 23584487 m, 140578 m/sec, 80700941 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 194 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 167/297 182/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 24291219 m, 141346 m/sec, 83124373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 199 secs. Pages in use: 182
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 172/297 187/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 25000620 m, 141880 m/sec, 85639811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 204 secs. Pages in use: 187
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 177/297 192/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 25727610 m, 145398 m/sec, 88233935 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 209 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 182/297 198/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 26423532 m, 139184 m/sec, 90604834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 214 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 187/297 203/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 27117812 m, 138856 m/sec, 92998588 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 219 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 192/297 208/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 27817530 m, 139943 m/sec, 95467825 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 224 secs. Pages in use: 208
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 197/297 213/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 28529388 m, 142371 m/sec, 98014528 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 229 secs. Pages in use: 213
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 202/297 218/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 29237259 m, 141574 m/sec, 100463434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 234 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 207/297 224/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 29931259 m, 138800 m/sec, 102843999 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 239 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 212/297 229/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 30625618 m, 138871 m/sec, 105277046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 244 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 217/297 234/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 31338851 m, 142646 m/sec, 107824293 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 249 secs. Pages in use: 234
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 222/297 239/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 31970355 m, 126300 m/sec, 110094597 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 254 secs. Pages in use: 239
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 227/297 243/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 32585401 m, 123009 m/sec, 112186737 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 259 secs. Pages in use: 243
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 232/297 248/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 33194317 m, 121783 m/sec, 114265377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 264 secs. Pages in use: 248
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 237/297 253/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 33846087 m, 130354 m/sec, 116477889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 269 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 242/297 258/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 34535871 m, 137956 m/sec, 118881110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 274 secs. Pages in use: 258
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 247/297 263/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 35258010 m, 144427 m/sec, 121401612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 279 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 252/297 269/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 35979238 m, 144245 m/sec, 123938441 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 284 secs. Pages in use: 269
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 257/297 274/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 36699982 m, 144148 m/sec, 126456951 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 289 secs. Pages in use: 274
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 262/297 279/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 37417806 m, 143564 m/sec, 128935034 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 294 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 267/297 285/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 38096335 m, 135705 m/sec, 131291600 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 299 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 272/297 290/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 38796629 m, 140058 m/sec, 133750668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 304 secs. Pages in use: 290
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 277/297 295/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 39510256 m, 142725 m/sec, 136251228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 309 secs. Pages in use: 295
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 282/297 300/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 40228615 m, 143671 m/sec, 138773331 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 314 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 287/297 306/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 40930745 m, 140426 m/sec, 141285982 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 319 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 292/297 311/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 41624928 m, 138836 m/sec, 143616117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 324 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 51 LTL EXCL 297/297 316/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 42320971 m, 139208 m/sec, 146048299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 329 secs. Pages in use: 316
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 51 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 334 secs. Pages in use: 321
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 48 (type EXCL) for 43 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13
[[35mlola[0m][I] time limit : 296 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 50 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14
[[35mlola[0m][I] time limit : 3266 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 422
[[35mlola[0m][I] fired transitions : 422
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 51 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 339 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12
[[35mlola[0m][I] time limit : 362 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 41 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 12
[[35mlola[0m][I] fired transitions : 14
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10
[[35mlola[0m][I] time limit : 407 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 35 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 424
[[35mlola[0m][I] fired transitions : 426
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 32 (type EXCL) for 31 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09
[[35mlola[0m][I] time limit : 465 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 32 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-09
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 48304
[[35mlola[0m][I] fired transitions : 247872
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 17 (type EXCL) for 16 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04
[[35mlola[0m][I] time limit : 543 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 17 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 422
[[35mlola[0m][I] fired transitions : 422
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00
[[35mlola[0m][I] time limit : 652 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06
[[35mlola[0m][I] time limit : 815 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/815 2/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 211787 m, 42357 m/sec, 493156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 344 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/815 4/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 454420 m, 48526 m/sec, 1125511 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 349 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 15/815 6/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 690205 m, 47157 m/sec, 1748162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 354 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 20/815 7/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 938314 m, 49621 m/sec, 2398780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 359 secs. Pages in use: 328
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 25/815 9/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 1174629 m, 47263 m/sec, 3020525 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 364 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 30/815 11/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 1421199 m, 49314 m/sec, 3670440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 369 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 35/815 13/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 1665655 m, 48891 m/sec, 4321394 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 374 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 40/815 14/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 1887585 m, 44386 m/sec, 4902005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 379 secs. Pages in use: 335
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 45/815 16/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 2111130 m, 44709 m/sec, 5494720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 384 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 50/815 18/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 2343910 m, 46556 m/sec, 6115503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 389 secs. Pages in use: 339
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 55/815 19/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 2565578 m, 44333 m/sec, 6696240 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 394 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 60/815 21/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 2797588 m, 46402 m/sec, 7317445 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 399 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 65/815 22/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 3020933 m, 44669 m/sec, 7906477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 404 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 70/815 24/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 3242106 m, 44234 m/sec, 8495236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 409 secs. Pages in use: 345
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 75/815 26/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 3471805 m, 45939 m/sec, 9106730 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 414 secs. Pages in use: 347
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 80/815 27/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 3690146 m, 43668 m/sec, 9687801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 419 secs. Pages in use: 348
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 85/815 29/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 3920333 m, 46037 m/sec, 10300668 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 424 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 90/815 31/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 4144127 m, 44758 m/sec, 10899470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 429 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 95/815 32/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 4370061 m, 45186 m/sec, 11499297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 434 secs. Pages in use: 353
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 100/815 34/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 4602129 m, 46413 m/sec, 12127720 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 439 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 105/815 35/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 4815756 m, 42725 m/sec, 12687769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 444 secs. Pages in use: 356
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 110/815 37/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 5049477 m, 46744 m/sec, 13323222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 449 secs. Pages in use: 358
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 115/815 39/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 5260817 m, 42268 m/sec, 13879144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 454 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 120/815 40/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 5490543 m, 45945 m/sec, 14498446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 459 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 125/815 42/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 5713435 m, 44578 m/sec, 15098439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 464 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 130/815 44/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 5939709 m, 45254 m/sec, 15694529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 469 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 135/815 45/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 6137544 m, 39567 m/sec, 16216943 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 474 secs. Pages in use: 366
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 140/815 47/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 6382653 m, 49021 m/sec, 16883660 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 479 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 145/815 48/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 6601337 m, 43736 m/sec, 17465625 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 484 secs. Pages in use: 369
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 150/815 50/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 6807551 m, 41242 m/sec, 18014666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 489 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 155/815 52/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 7050526 m, 48595 m/sec, 18676132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 494 secs. Pages in use: 373
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 160/815 53/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 7263133 m, 42521 m/sec, 19241163 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 499 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 165/815 55/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 7473879 m, 42149 m/sec, 19806242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 504 secs. Pages in use: 376
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 170/815 56/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 7713047 m, 47833 m/sec, 20455725 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 509 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 175/815 58/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 7927996 m, 42989 m/sec, 21028235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 514 secs. Pages in use: 379
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 180/815 59/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 8133771 m, 41155 m/sec, 21580637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 519 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 185/815 61/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 8375802 m, 48406 m/sec, 22239470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 524 secs. Pages in use: 382
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 190/815 63/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 8597022 m, 44244 m/sec, 22830181 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 529 secs. Pages in use: 384
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 195/815 64/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 8796244 m, 39844 m/sec, 23362599 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 534 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 200/815 66/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 9035918 m, 47934 m/sec, 24014245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 539 secs. Pages in use: 387
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 205/815 68/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 9256867 m, 44189 m/sec, 24619365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 544 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 210/815 69/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 9441167 m, 36860 m/sec, 25098817 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 549 secs. Pages in use: 390
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 215/815 70/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 9647328 m, 41232 m/sec, 25651900 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 554 secs. Pages in use: 391
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 220/815 72/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 9889036 m, 48341 m/sec, 26313464 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 559 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 225/815 74/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 10104538 m, 43100 m/sec, 26888902 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 564 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 230/815 75/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 10299531 m, 38998 m/sec, 27409417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 569 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 235/815 77/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 10529076 m, 45909 m/sec, 28030132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 574 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 240/815 79/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 10771023 m, 48389 m/sec, 28695220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 579 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 245/815 80/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 10965098 m, 38815 m/sec, 29203318 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 584 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 250/815 81/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 11169826 m, 40945 m/sec, 29754387 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 589 secs. Pages in use: 402
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 255/815 83/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 11389120 m, 43858 m/sec, 30351650 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 594 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 260/815 85/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 11619509 m, 46077 m/sec, 30983245 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 599 secs. Pages in use: 406
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 265/815 86/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 11804735 m, 37045 m/sec, 31463772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 604 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 270/815 88/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 12008058 m, 40664 m/sec, 32007709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 609 secs. Pages in use: 409
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 275/815 89/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 12240523 m, 46493 m/sec, 32643017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 614 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 280/815 91/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 12477338 m, 47363 m/sec, 33293447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 619 secs. Pages in use: 412
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 285/815 92/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 12661306 m, 36793 m/sec, 33769908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 624 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 290/815 94/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 12844932 m, 36725 m/sec, 34242189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 629 secs. Pages in use: 415
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 295/815 95/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 13047475 m, 40508 m/sec, 34779009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 634 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 300/815 97/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 13262314 m, 42967 m/sec, 35362529 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 639 secs. Pages in use: 418
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 305/815 98/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 13479556 m, 43448 m/sec, 35956497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 644 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 310/815 100/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 13694445 m, 42977 m/sec, 36533125 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 649 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 315/815 101/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 13891085 m, 39328 m/sec, 37047803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 654 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 320/815 103/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 14101416 m, 42066 m/sec, 37615266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 659 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 325/815 104/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 14316333 m, 42983 m/sec, 38201259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 664 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 330/815 106/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 14537960 m, 44325 m/sec, 38810524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 669 secs. Pages in use: 427
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 335/815 107/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 14734175 m, 39243 m/sec, 39316688 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 674 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 340/815 109/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 14936411 m, 40447 m/sec, 39856769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 679 secs. Pages in use: 430
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 345/815 110/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 15147869 m, 42291 m/sec, 40429655 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 684 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 350/815 112/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 15366248 m, 43675 m/sec, 41027860 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 689 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 355/815 113/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 15576973 m, 42145 m/sec, 41591815 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 694 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 360/815 115/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 15769878 m, 38581 m/sec, 42094315 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 699 secs. Pages in use: 436
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 365/815 116/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 15974130 m, 40850 m/sec, 42642798 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 704 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 370/815 118/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 16186230 m, 42420 m/sec, 43219413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 709 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 375/815 119/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 16402049 m, 43163 m/sec, 43809546 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 714 secs. Pages in use: 440
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 380/815 121/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 16606532 m, 40896 m/sec, 44347807 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 719 secs. Pages in use: 442
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 385/815 122/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 16799839 m, 38661 m/sec, 44854363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 724 secs. Pages in use: 443
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 390/815 124/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 17005117 m, 41055 m/sec, 45408126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 729 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 395/815 125/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 17214917 m, 41960 m/sec, 45977288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 734 secs. Pages in use: 446
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 400/815 127/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 17428164 m, 42649 m/sec, 46560962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 739 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 405/815 128/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 17632607 m, 40888 m/sec, 47098142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 744 secs. Pages in use: 449
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 410/815 130/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 17823588 m, 38196 m/sec, 47598396 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 749 secs. Pages in use: 451
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 415/815 131/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 18029253 m, 41133 m/sec, 48151530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 754 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 420/815 133/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 18234047 m, 40958 m/sec, 48706299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 759 secs. Pages in use: 454
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 425/815 134/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 18446547 m, 42500 m/sec, 49286324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 764 secs. Pages in use: 455
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 430/815 136/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 18652496 m, 41189 m/sec, 49833479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 769 secs. Pages in use: 457
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 435/815 137/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 18842096 m, 37920 m/sec, 50326096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 774 secs. Pages in use: 458
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 440/815 139/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 19039784 m, 39537 m/sec, 50853639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 779 secs. Pages in use: 460
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 445/815 140/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 19249487 m, 41940 m/sec, 51423301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 784 secs. Pages in use: 461
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 450/815 142/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 19454999 m, 41102 m/sec, 51981863 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 789 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 455/815 143/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 19666266 m, 42253 m/sec, 52558940 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 794 secs. Pages in use: 464
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 460/815 144/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 19856599 m, 38066 m/sec, 53042971 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 799 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 465/815 146/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 20052057 m, 39091 m/sec, 53561811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 804 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 470/815 147/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 20254627 m, 40514 m/sec, 54106964 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 809 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 475/815 149/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 20445119 m, 38098 m/sec, 54625223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 814 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 480/815 150/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 20650932 m, 41162 m/sec, 55185740 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 819 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 485/815 152/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 20846771 m, 39167 m/sec, 55704027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 824 secs. Pages in use: 473
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 490/815 153/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 21020886 m, 34823 m/sec, 56154577 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 829 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 495/815 154/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 21212690 m, 38360 m/sec, 56665530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 834 secs. Pages in use: 475
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 500/815 156/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 21402286 m, 37919 m/sec, 57176812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 839 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 505/815 157/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 21607313 m, 41005 m/sec, 57732436 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 844 secs. Pages in use: 478
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 510/815 159/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 21816167 m, 41770 m/sec, 58302007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 849 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 515/815 160/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 22017185 m, 40203 m/sec, 58830517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 854 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 520/815 161/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 22203346 m, 37232 m/sec, 59314434 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 859 secs. Pages in use: 482
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 525/815 163/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 22379537 m, 35238 m/sec, 59782864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 864 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 530/815 164/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 22572907 m, 38674 m/sec, 60305937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 869 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 535/815 166/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 22777800 m, 40978 m/sec, 60861792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 874 secs. Pages in use: 487
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 540/815 167/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 22981095 m, 40659 m/sec, 61414029 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 879 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 545/815 169/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 23184472 m, 40675 m/sec, 61947922 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 884 secs. Pages in use: 490
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 550/815 170/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 23373570 m, 37819 m/sec, 62440984 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 889 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 555/815 171/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 23570169 m, 39319 m/sec, 62965146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 894 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 560/815 173/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 23752040 m, 36374 m/sec, 63456216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 899 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 565/815 174/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 23948672 m, 39326 m/sec, 63989131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 904 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 570/815 176/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 24158543 m, 41974 m/sec, 64561671 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 909 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 575/815 177/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 24361599 m, 40611 m/sec, 65115214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 914 secs. Pages in use: 498
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 580/815 179/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 24552533 m, 38186 m/sec, 65602926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 919 secs. Pages in use: 500
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 585/815 180/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 24741063 m, 37706 m/sec, 66097699 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 924 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 590/815 181/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 24940994 m, 39986 m/sec, 66633411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 929 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 595/815 183/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 25138631 m, 39527 m/sec, 67166180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 934 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 600/815 184/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 25342106 m, 40695 m/sec, 67718466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 939 secs. Pages in use: 505
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 605/815 186/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 25553689 m, 42316 m/sec, 68296580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 944 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 610/815 187/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 25759214 m, 41105 m/sec, 68855937 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 949 secs. Pages in use: 508
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 615/815 189/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 25937682 m, 35693 m/sec, 69304586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 954 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 620/815 190/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 26126197 m, 37703 m/sec, 69800172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 959 secs. Pages in use: 511
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 625/815 191/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 26322489 m, 39258 m/sec, 70326279 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 964 secs. Pages in use: 512
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 630/815 193/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 26525732 m, 40648 m/sec, 70875281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 969 secs. Pages in use: 514
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 635/815 194/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 26723337 m, 39521 m/sec, 71409065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 974 secs. Pages in use: 515
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 640/815 196/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 26934410 m, 42214 m/sec, 71986924 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 979 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 645/815 197/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 27140790 m, 41276 m/sec, 72548851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 984 secs. Pages in use: 518
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 650/815 199/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 27319465 m, 35735 m/sec, 72998085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 989 secs. Pages in use: 520
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 655/815 200/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 27507286 m, 37564 m/sec, 73491665 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 994 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 660/815 201/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 27702951 m, 39133 m/sec, 74015993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 999 secs. Pages in use: 522
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 665/815 203/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 27897640 m, 38937 m/sec, 74539186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1004 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 670/815 204/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 28102108 m, 40893 m/sec, 75095151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1009 secs. Pages in use: 525
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 675/815 206/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 28299444 m, 39467 m/sec, 75630562 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1014 secs. Pages in use: 527
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 680/815 207/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 28501392 m, 40389 m/sec, 76181013 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1019 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 685/815 208/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 28689011 m, 37523 m/sec, 76659222 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1024 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 690/815 210/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 28875374 m, 37272 m/sec, 77146823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1029 secs. Pages in use: 531
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 695/815 211/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 29066064 m, 38138 m/sec, 77654203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1034 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 700/815 213/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 29266051 m, 39997 m/sec, 78192889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1039 secs. Pages in use: 534
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 705/815 214/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 29459259 m, 38641 m/sec, 78712219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1044 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 710/815 216/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 29666095 m, 41367 m/sec, 79277273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1049 secs. Pages in use: 537
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 715/815 217/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 29866110 m, 40003 m/sec, 79820633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1054 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 720/815 218/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 30059603 m, 38698 m/sec, 80328052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1059 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 725/815 220/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 30244157 m, 36910 m/sec, 80805381 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1064 secs. Pages in use: 541
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 730/815 221/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 30433121 m, 37792 m/sec, 81304641 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1069 secs. Pages in use: 542
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 735/815 223/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 30623862 m, 38148 m/sec, 81813928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1074 secs. Pages in use: 544
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 740/815 224/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 30820117 m, 39251 m/sec, 82341341 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1079 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 745/815 225/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 31024659 m, 40908 m/sec, 82898486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1084 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 750/815 227/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 31223464 m, 39761 m/sec, 83438147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1089 secs. Pages in use: 548
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 755/815 228/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 31426547 m, 40616 m/sec, 83991422 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1094 secs. Pages in use: 549
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 760/815 230/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 31614030 m, 37496 m/sec, 84472256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1099 secs. Pages in use: 551
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 765/815 231/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 31799012 m, 36996 m/sec, 84953661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1104 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 770/815 232/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 31986587 m, 37515 m/sec, 85450536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1109 secs. Pages in use: 553
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 775/815 234/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 32182458 m, 39174 m/sec, 85975430 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1114 secs. Pages in use: 555
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 780/815 235/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 32377970 m, 39102 m/sec, 86504268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1119 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 785/815 237/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 32582953 m, 40996 m/sec, 87061664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1124 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 790/815 238/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 32785447 m, 40498 m/sec, 87614003 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1129 secs. Pages in use: 559
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 795/815 240/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 32985383 m, 39987 m/sec, 88157285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1134 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 800/815 241/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 33163397 m, 35602 m/sec, 88605199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1139 secs. Pages in use: 562
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 805/815 242/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 33345538 m, 36428 m/sec, 89079186 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1144 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 810/815 244/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 33535208 m, 37934 m/sec, 89583061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1149 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 815/815 245/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 33734313 m, 39821 m/sec, 90121253 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1154 secs. Pages in use: 566
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 23 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1159 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 26 (type EXCL) for 25 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07
[[35mlola[0m][I] time limit : 813 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 23 (type EXCL) for 22 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06
[[35mlola[0m][I] time limit : 2441 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 26 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 5/813 2/5 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 243886 m, -6698085 m/sec, 577961 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1164 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 23 LTL EXCL 10/813 4/5 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 489568 m, 49136 m/sec, 1218872 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1169 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 23 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1174 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 20 (type EXCL) for 19 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05
[[35mlola[0m][I] time limit : 1213 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 5/1213 4/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 485332 m, 97066 m/sec, 1853453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1179 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 10/1213 7/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 959523 m, 94838 m/sec, 3636842 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1184 secs. Pages in use: 574
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 15/1213 10/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 1427155 m, 93526 m/sec, 5441714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1189 secs. Pages in use: 577
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 20/1213 13/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 1891793 m, 92927 m/sec, 7228864 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1194 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 25/1213 17/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 2357765 m, 93194 m/sec, 9034930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1199 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 30/1213 20/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 2822145 m, 92876 m/sec, 10831498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1204 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 35/1213 23/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 3286516 m, 92874 m/sec, 12619453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1209 secs. Pages in use: 590
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 40/1213 26/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 3747123 m, 92121 m/sec, 14389555 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1214 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 45/1213 29/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 4207240 m, 92023 m/sec, 16197508 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1219 secs. Pages in use: 596
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 50/1213 32/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 4674200 m, 93392 m/sec, 17972077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1224 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 55/1213 35/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 5132926 m, 91745 m/sec, 19775682 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1229 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 60/1213 39/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 5601083 m, 93631 m/sec, 21540175 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1234 secs. Pages in use: 606
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 65/1213 42/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 6061954 m, 92174 m/sec, 23345453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1239 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 70/1213 45/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 6521269 m, 91863 m/sec, 25142457 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1244 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 75/1213 48/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 6981886 m, 92123 m/sec, 26934280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1249 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 80/1213 51/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 7456582 m, 94939 m/sec, 28708408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1254 secs. Pages in use: 618
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 85/1213 54/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 7920639 m, 92811 m/sec, 30515118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1259 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 90/1213 57/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 8385027 m, 92877 m/sec, 32320875 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1264 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 95/1213 61/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 8848259 m, 92646 m/sec, 34119466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1269 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 100/1213 64/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 9312948 m, 92937 m/sec, 35921401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1274 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 105/1213 67/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 9778991 m, 93208 m/sec, 37726323 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1279 secs. Pages in use: 634
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 110/1213 70/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 10245794 m, 93360 m/sec, 39532085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1284 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 115/1213 73/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 10712803 m, 93401 m/sec, 41335985 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1289 secs. Pages in use: 640
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 120/1213 76/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 11184153 m, 94270 m/sec, 43152847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1294 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 125/1213 80/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 11655108 m, 94191 m/sec, 44965213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1299 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 130/1213 83/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 12127462 m, 94470 m/sec, 46780719 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1304 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 135/1213 86/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 12598984 m, 94304 m/sec, 48590584 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1309 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 140/1213 89/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 13072505 m, 94704 m/sec, 50405794 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1314 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 145/1213 92/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 13532887 m, 92076 m/sec, 52257912 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1319 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 150/1213 95/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 14003179 m, 94058 m/sec, 54093486 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1324 secs. Pages in use: 662
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 155/1213 99/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 14480033 m, 95370 m/sec, 55917217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1329 secs. Pages in use: 666
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 20 LTL EXCL 160/1213 102/2000 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05 14957690 m, 95531 m/sec, 57741744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1334 secs. Pages in use: 669
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 20 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 15293190
[[35mlola[0m][I] fired transitions : 58993944
[[35mlola[0m][I] time used : 163
[[35mlola[0m][I] memory pages used : 104
[[35mlola[0m][I] LAUNCH task # 11 (type EXCL) for 10 BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02
[[35mlola[0m][I] time limit : 2263 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 11 (type EXCL) for BridgeAndVehicles-PT-V50P50N10-LTLCardinality-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 372
[[35mlola[0m][I] fired transitions : 372
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1339 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1344 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1349 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1354 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1359 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1364 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1369 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1374 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1379 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1384 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1389 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1394 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1399 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1404 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1409 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1414 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1419 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1424 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1429 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1434 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1439 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1444 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1449 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1454 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1459 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1464 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1469 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1474 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1479 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1484 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1489 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1494 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1499 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1504 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1509 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1514 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1519 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1524 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1529 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1534 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1539 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1544 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1549 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1554 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1559 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1564 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1569 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1574 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1579 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1584 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1589 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1594 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1599 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1604 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1609 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1614 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1619 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1624 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1629 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1634 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1639 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1644 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1649 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1654 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1659 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1664 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1669 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1674 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1679 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1684 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1689 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1694 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1699 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1704 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1709 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1714 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1719 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1724 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1729 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1734 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1739 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1744 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1749 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1754 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1759 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1764 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1769 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1774 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1779 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1784 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1789 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1794 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1799 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1804 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1809 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1814 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1819 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1824 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1829 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1834 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1839 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1844 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1849 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1854 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1859 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1864 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1869 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1874 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1879 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1884 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1889 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1894 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1899 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1904 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1909 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1914 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1919 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1924 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1929 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1934 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1939 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-12: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-13: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-15: INITIAL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-06: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-PT-V50P50N10-LTLCardinality-14: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1944 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-01: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-02: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-03: AG false findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-04: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-05: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-07: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-09: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-10: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V50P50N10-LTLCardinality-11: LTL true LTL model checker[0m
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-PT-V50P50N10"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-PT-V50P50N10, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400400251"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-PT-V50P50N10.tgz
mv BridgeAndVehicles-PT-V50P50N10 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;