MCC'2024- Execution of r049-tajo-171620400300198

About the Execution of LoLA for BridgeAndVehicles-PT-V20P10N50

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
1736.155	214144.00	420914.00	102.80	FFTTTFTTFFTTTFFF	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400300198.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-PT-V20P10N50, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400300198
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 5.8M
-rw-r--r-- 1 mcc users 16K Apr 13 02:42 CTLCardinality.txt
-rw-r--r-- 1 mcc users 101K Apr 13 02:42 CTLCardinality.xml
-rw-r--r-- 1 mcc users 400K Apr 13 02:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 1.5M Apr 13 02:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 8.4K Apr 22 14:29 LTLCardinality.txt
-rw-r--r-- 1 mcc users 42K Apr 22 14:29 LTLCardinality.xml
-rw-r--r-- 1 mcc users 144K Apr 22 14:29 LTLFireability.txt
-rw-r--r-- 1 mcc users 406K Apr 22 14:29 LTLFireability.xml
-rw-r--r-- 1 mcc users 30K Apr 13 03:20 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 206K Apr 13 03:20 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 227K Apr 13 03:15 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 886K Apr 13 03:15 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.6K Apr 22 14:29 UpperBounds.txt
-rw-r--r-- 1 mcc users 5.8K Apr 22 14:29 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_col
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 6 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 1.8M May 18 16:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14
FORMULA_NAME BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15

=== Now, execution of the tool begins

BK_START 1717009893594

FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
[[35mlola[0m] [1mFINAL RESULTS[0m
[[35mlola[0m] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF false state space[0m
[[35mlola[0m]
[[35mlola[0m] Time elapsed: 214 secs. Pages in use: 19

BK_STOP 1717010107738

--------------------
content from stderr:

[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains place/transition net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading formula.
[[35mlola[0m][I] Using XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading XML formula
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityCardinality.xml[0m
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 37 (type CNST) for 36 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 37 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 16 (type CNST) for 15 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 28 (type CNST) for 27 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 16 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 28 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 22 (type CNST) for 21 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 40 (type CNST) for 39 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 22 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 43 (type CNST) for 42 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 40 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 43 (type CNST) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 50 (type EXCL) for 18 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06
[[35mlola[0m][I] time limit : 1195 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 48 (type FNDP) for 18 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 49 (type EQUN) for 18 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 51 (type FNDP) for 33 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 50 (type EXCL) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 31
[[35mlola[0m][I] fired transitions : 30
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 48 (type FNDP) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06 (obsolete)
[[35mlola[0m][W] CANCELED task # 49 (type EQUN) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06 (obsolete)
[[35mlola[0m][I] LAUNCH task # 53 (type EXCL) for 33 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 1792 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 52 (type EQUN) for 33 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 54 (type FNDP) for 45 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 48 (type FNDP) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] FINISHED task # 51 (type FNDP) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 8
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][W] CANCELED task # 52 (type EQUN) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11 (obsolete)
[[35mlola[0m][W] CANCELED task # 53 (type EXCL) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 56 (type EXCL) for 45 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 3584 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 55 (type EQUN) for 45 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type EQUN) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 52 (type EQUN) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 55 (type EQUN) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 4/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 754 attempts, .
[[35mlola[0m][.] 56 EF EXCL 3/3584 1/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 98014 m, 19602 m/sec, 261288 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 19 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 9/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 1745 attempts, .
[[35mlola[0m][.] 56 EF EXCL 8/3584 1/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 241204 m, 28638 m/sec, 680993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 24 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 14/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2738 attempts, .
[[35mlola[0m][.] 56 EF EXCL 13/3584 2/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 389106 m, 29580 m/sec, 1131473 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 29 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 19/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 3682 attempts, .
[[35mlola[0m][.] 56 EF EXCL 18/3584 2/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 533194 m, 28817 m/sec, 1569714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 34 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 24/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 4517 attempts, .
[[35mlola[0m][.] 56 EF EXCL 23/3584 3/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 655290 m, 24419 m/sec, 1954146 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 39 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 29/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 5410 attempts, .
[[35mlola[0m][.] 56 EF EXCL 28/3584 3/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 784600 m, 25862 m/sec, 2351619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 44 secs. Pages in use: 3
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 34/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 6306 attempts, .
[[35mlola[0m][.] 56 EF EXCL 33/3584 4/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 911310 m, 25342 m/sec, 2739479 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 49 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 39/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 7210 attempts, .
[[35mlola[0m][.] 56 EF EXCL 38/3584 4/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 1061852 m, 30108 m/sec, 3235490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 54 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 44/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 8096 attempts, .
[[35mlola[0m][.] 56 EF EXCL 43/3584 5/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 1175171 m, 22663 m/sec, 3575796 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 59 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 49/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 8941 attempts, .
[[35mlola[0m][.] 56 EF EXCL 48/3584 5/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 1317590 m, 28483 m/sec, 4040393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 64 secs. Pages in use: 5
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 54/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 9749 attempts, .
[[35mlola[0m][.] 56 EF EXCL 53/3584 6/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 1457622 m, 28006 m/sec, 4491214 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 69 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 59/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 10591 attempts, .
[[35mlola[0m][.] 56 EF EXCL 58/3584 6/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 1591895 m, 26854 m/sec, 4922144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 74 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 64/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 11451 attempts, .
[[35mlola[0m][.] 56 EF EXCL 63/3584 6/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 1730416 m, 27704 m/sec, 5385223 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 79 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 69/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 12328 attempts, .
[[35mlola[0m][.] 56 EF EXCL 68/3584 7/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 1849071 m, 23731 m/sec, 5742662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 84 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 74/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 13142 attempts, .
[[35mlola[0m][.] 56 EF EXCL 73/3584 7/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 1998133 m, 29812 m/sec, 6244260 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 89 secs. Pages in use: 7
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 79/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 13951 attempts, .
[[35mlola[0m][.] 56 EF EXCL 78/3584 8/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2130629 m, 26499 m/sec, 6655127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 94 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 84/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 14626 attempts, .
[[35mlola[0m][.] 56 EF EXCL 83/3584 8/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2229911 m, 19856 m/sec, 6947122 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 99 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 89/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 15122 attempts, .
[[35mlola[0m][.] 56 EF EXCL 88/3584 8/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2304289 m, 14875 m/sec, 7182142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 104 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 94/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 15618 attempts, .
[[35mlola[0m][.] 56 EF EXCL 93/3584 9/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2379400 m, 15022 m/sec, 7424653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 109 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 99/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 16112 attempts, .
[[35mlola[0m][.] 56 EF EXCL 98/3584 9/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2460382 m, 16196 m/sec, 7693415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 114 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 104/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 16559 attempts, .
[[35mlola[0m][.] 56 EF EXCL 103/3584 9/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2535691 m, 15061 m/sec, 7949258 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 119 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 109/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 16987 attempts, .
[[35mlola[0m][.] 56 EF EXCL 108/3584 9/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2608377 m, 14537 m/sec, 8194962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 124 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 114/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 17412 attempts, .
[[35mlola[0m][.] 56 EF EXCL 113/3584 10/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2682245 m, 14773 m/sec, 8444894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 129 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 119/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 18273 attempts, .
[[35mlola[0m][.] 56 EF EXCL 118/3584 10/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2831808 m, 29912 m/sec, 8934498 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 134 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 124/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 19250 attempts, .
[[35mlola[0m][.] 56 EF EXCL 123/3584 11/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 2970276 m, 27693 m/sec, 9358536 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 139 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 129/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 20244 attempts, .
[[35mlola[0m][.] 56 EF EXCL 128/3584 11/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 3137325 m, 33409 m/sec, 9924431 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 144 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 134/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 21236 attempts, .
[[35mlola[0m][.] 56 EF EXCL 133/3584 12/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 3303747 m, 33284 m/sec, 10484414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 149 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 139/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 22103 attempts, .
[[35mlola[0m][.] 56 EF EXCL 138/3584 12/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 3436349 m, 26520 m/sec, 10869488 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 154 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 144/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 23086 attempts, .
[[35mlola[0m][.] 56 EF EXCL 143/3584 13/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 3604846 m, 33699 m/sec, 11446901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 159 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 149/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 23878 attempts, .
[[35mlola[0m][.] 56 EF EXCL 148/3584 13/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 3762382 m, 31507 m/sec, 11981347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 164 secs. Pages in use: 13
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 154/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 24713 attempts, .
[[35mlola[0m][.] 56 EF EXCL 153/3584 14/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 3921642 m, 31852 m/sec, 12515832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 169 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 160/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 25546 attempts, .
[[35mlola[0m][.] 56 EF EXCL 159/3584 14/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 4047476 m, 25166 m/sec, 12860094 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 165/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 26414 attempts, .
[[35mlola[0m][.] 56 EF EXCL 164/3584 15/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 4190862 m, 28677 m/sec, 13307336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 170/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 27380 attempts, .
[[35mlola[0m][.] 56 EF EXCL 169/3584 15/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 4343354 m, 30498 m/sec, 13804416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 15
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 175/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 28342 attempts, .
[[35mlola[0m][.] 56 EF EXCL 174/3584 16/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 4495335 m, 30396 m/sec, 14293131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 180/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 29298 attempts, .
[[35mlola[0m][.] 56 EF EXCL 179/3584 17/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 4663767 m, 33686 m/sec, 14819926 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 185/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 30262 attempts, .
[[35mlola[0m][.] 56 EF EXCL 184/3584 17/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 4837647 m, 34776 m/sec, 15375760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 17
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 190/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 31228 attempts, .
[[35mlola[0m][.] 56 EF EXCL 189/3584 18/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 5008840 m, 34238 m/sec, 15934362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-00: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-01: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-02: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-03: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-04: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-05: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-06: EF true state space[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-07: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-08: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-09: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-10: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-11: EF true findpath[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-12: INITIAL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-13: INITIAL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-14: INITIAL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15: EF 0 0 2 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 54 EF FNDP 195/3585 0/5 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 32197 attempts, .
[[35mlola[0m][.] 56 EF EXCL 194/3584 18/2000 BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 5180160 m, 34264 m/sec, 16493347 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 56 (type EXCL) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5300691
[[35mlola[0m][I] fired transitions : 16830868
[[35mlola[0m][I] time used : 198
[[35mlola[0m][I] memory pages used : 19
[[35mlola[0m][W] CANCELED task # 54 (type FNDP) for BridgeAndVehicles-PT-V20P10N50-ReachabilityCardinality-2024-15 (obsolete)
[[35mlola[0m][I] Portfolio finished: no open formulas

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-PT-V20P10N50"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-PT-V20P10N50, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400300198"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-PT-V20P10N50.tgz
mv BridgeAndVehicles-PT-V20P10N50 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;