About the Execution of LoLA for BridgeAndVehicles-COL-V80P50N50
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16201.756 | 57410.00 | 199574.00 | 946.30 | F????????????T?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400200158.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-COL-V80P50N50, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400200158
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 616K
-rw-r--r-- 1 mcc users 8.1K Apr 13 03:40 CTLCardinality.txt
-rw-r--r-- 1 mcc users 74K Apr 13 03:40 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.7K Apr 13 03:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 40K Apr 13 03:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 20K Apr 13 06:42 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 201K Apr 13 06:42 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 06:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 93K Apr 13 06:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 47K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14
FORMULA_NAME BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717008700722
FORMULA BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717008758132
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mReachabilityCardinality.xml[0m
[[35mlola[0m][I] LAUNCH task # 49 (type SKEL/FNDP) for 0 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 50 (type SKEL/EQUN) for 0 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 51 (type SKEL/SRCH) for 0 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 53 (type SKEL/FNDP) for 15 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] Places: 228, Transitions: 8588
[[35mlola[0m][I] LAUNCH task # 41 (type SKEL/CNST) for 39 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 41 (type SKEL/CNST) for BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 50 (type SKEL/EQUN) for BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00
[[35mlola[0m][I] result : false
[[35mlola[0m][W] CANCELED task # 49 (type FNDP) for BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00 (obsolete)
[[35mlola[0m][W] CANCELED task # 51 (type SRCH) for BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00 (obsolete)
[[35mlola[0m][I] LAUNCH task # 63 (type SKEL/FNDP) for 42 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 64 (type SKEL/EQUN) for 42 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 65 (type SKEL/SRCH) for 42 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 49 (type SKEL/FNDP) for BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] tried executions : 67
[[35mlola[0m][I] time used : 2
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 5/357 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 20166279 attempts, .
[[35mlola[0m][.] 63 EF FNDP 3/327 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 7111 attempts, .
[[35mlola[0m][.] 64 EF STEQ 3/359 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 3/327 1/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 1519957 m, 303991 m/sec, 4147831 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 6 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 10/354 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 64000423 attempts, .
[[35mlola[0m][.] 63 EF FNDP 8/324 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 20697 attempts, .
[[35mlola[0m][.] 64 EF STEQ 8/356 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 8/324 1/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 4382243 m, 572457 m/sec, 13423530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 11 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 15/349 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 104201071 attempts, .
[[35mlola[0m][.] 63 EF FNDP 13/319 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 34087 attempts, .
[[35mlola[0m][.] 64 EF STEQ 13/351 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 13/319 1/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 7157000 m, 554951 m/sec, 22672610 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 16 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 20/344 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 148206320 attempts, .
[[35mlola[0m][.] 63 EF FNDP 18/314 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 47185 attempts, .
[[35mlola[0m][.] 64 EF STEQ 18/346 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 18/314 1/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 10463215 m, 661243 m/sec, 32238278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 21 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 25/339 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 192292141 attempts, .
[[35mlola[0m][.] 63 EF FNDP 23/309 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 60813 attempts, .
[[35mlola[0m][.] 64 EF STEQ 23/341 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 23/309 1/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 13216149 m, 550586 m/sec, 41623760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 26 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 30/334 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 233920605 attempts, .
[[35mlola[0m][.] 63 EF FNDP 28/304 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 75574 attempts, .
[[35mlola[0m][.] 64 EF STEQ 28/336 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 28/304 2/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 16293983 m, 615566 m/sec, 51673227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 31 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 35/329 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 275547333 attempts, .
[[35mlola[0m][.] 63 EF FNDP 33/299 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 89055 attempts, .
[[35mlola[0m][.] 64 EF STEQ 33/331 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 33/299 2/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 18899810 m, 521165 m/sec, 59926126 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 36 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 40/324 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 318614183 attempts, .
[[35mlola[0m][.] 63 EF FNDP 38/294 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 102424 attempts, .
[[35mlola[0m][.] 64 EF STEQ 38/326 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 38/294 2/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 21407034 m, 501444 m/sec, 68651096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 41 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 45/319 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 362883706 attempts, .
[[35mlola[0m][.] 63 EF FNDP 43/289 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 115957 attempts, .
[[35mlola[0m][.] 64 EF STEQ 43/321 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 43/289 2/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 24198980 m, 558389 m/sec, 77819031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 46 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 50/314 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 408404796 attempts, .
[[35mlola[0m][.] 63 EF FNDP 48/284 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 130856 attempts, .
[[35mlola[0m][.] 64 EF STEQ 48/316 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 48/284 2/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 26985867 m, 557377 m/sec, 86575596 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 51 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-00: EF false skeleton: state equation[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-13: INITIAL true skeleton: preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-01: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-02: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-03: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-04: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05: EF 0 2 1 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-06: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-07: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-08: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-09: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-10: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-11: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-12: AG 0 3 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14: AG 0 0 3 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-15: EF 0 3 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 53 EF FNDP 56/309 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-05 408997560 attempts, .
[[35mlola[0m][.] 63 EF FNDP 54/279 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 130967 attempts, .
[[35mlola[0m][.] 64 EF STEQ 54/311 0/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 sara not yet started (preprocessing).
[[35mlola[0m][.] 65 EF SRCH 54/279 2/5 BridgeAndVehicles-COL-V80P50N50-ReachabilityCardinality-2024-14 27003045 m, 3435 m/sec, 86645849 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 57 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 4 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 412 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-COL-V80P50N50"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-COL-V80P50N50, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400200158"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-COL-V80P50N50.tgz
mv BridgeAndVehicles-COL-V80P50N50 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;