About the Execution of LoLA for BridgeAndVehicles-COL-V80P50N20
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16201.771 | 2666311.00 | 2694444.00 | 528.80 | ?T?FTTF?T?F????T | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400200145.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-COL-V80P50N20, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400200145
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 436K
-rw-r--r-- 1 mcc users 5.8K Apr 13 00:59 CTLCardinality.txt
-rw-r--r-- 1 mcc users 49K Apr 13 00:59 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.2K Apr 13 00:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Apr 13 00:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.3K Apr 13 02:04 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 82K Apr 13 02:04 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.5K Apr 13 01:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 66K Apr 13 01:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 45K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14
FORMULA_NAME BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717007820507
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717010486818
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/FNDP) for 15 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/EQUN) for 15 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 59 (type SKEL/SRCH) for 15 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 59 (type SKEL/SRCH) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 81
[[35mlola[0m][I] fired transitions : 80
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 57 (type FNDP) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05 (obsolete)
[[35mlola[0m][W] CANCELED task # 58 (type EQUN) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05 (obsolete)
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/FNDP) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] Places: 198, Transitions: 3728
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/EQUN) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][W] findlow criterion violated for transition 9
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for 6 clusters
[[35mlola[0m][I] Time for checking findlow: 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 10 (type CNST) for 9 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 19 (type CNST) for 18 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 25 (type CNST) for 24 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 19 (type CNST) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 10 (type CNST) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 25 (type CNST) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10
[[35mlola[0m][I] result : false
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 297 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF 0 0 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 1
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 42 (type EXCL) for 39 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 324 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 42 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 356 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 65 (type EQUN) for 36 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 67 (type EQUN) for 36 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 70 (type EQUN) for 46 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 65 (type EQUN) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] LAUNCH task # 73 (type FNDP) for 15 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 73 (type FNDP) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] tried executions : 1
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 0
[[35mlola[0m][I] LAUNCH task # 72 (type EQUN) for 46 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 70 (type EQUN) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 67 (type EQUN) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] FINISHED task # 72 (type EQUN) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 4/396 2/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 183465 m, 36693 m/sec, 504465 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 9/396 4/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 512558 m, 65818 m/sec, 1425519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 4
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 14/396 6/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 864070 m, 70302 m/sec, 2415490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 19/396 8/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 1213521 m, 69890 m/sec, 3404266 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 8
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 24/396 10/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 1557253 m, 68746 m/sec, 4376209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 10
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 29/396 12/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 1877490 m, 64047 m/sec, 5282704 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 12
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 34/396 14/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 2206139 m, 65729 m/sec, 6213392 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 14
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 39/396 16/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 2567011 m, 72174 m/sec, 7236236 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 44/396 18/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 2909728 m, 68543 m/sec, 8209721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 49/396 21/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 3283912 m, 74836 m/sec, 9272014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 21
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 54/396 23/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 3638060 m, 70829 m/sec, 10278575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 23
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 59/396 25/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 4030435 m, 78475 m/sec, 11391365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 64/396 27/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 4378050 m, 69523 m/sec, 12379397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 27
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 69/396 29/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 4746213 m, 73632 m/sec, 13424499 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 74/396 32/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 5135257 m, 77808 m/sec, 14532081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 32
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 79/396 34/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 5477711 m, 68490 m/sec, 15505133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 84/396 36/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 5864006 m, 77259 m/sec, 16602270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 36
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 89/396 38/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 6210778 m, 69354 m/sec, 17589716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 94/396 41/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 6599557 m, 77755 m/sec, 18694195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 99/396 43/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 6940381 m, 68164 m/sec, 19665004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 104/396 45/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 7310347 m, 73993 m/sec, 20718019 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 45
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 109/396 47/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 7676278 m, 73186 m/sec, 21759262 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 114/396 49/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 8033726 m, 71489 m/sec, 22776910 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 49
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 119/396 51/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 8413859 m, 76026 m/sec, 23860541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 124/396 53/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 8656989 m, 48626 m/sec, 24660359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 53
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 129/396 55/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 8895820 m, 47766 m/sec, 25519749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 55
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 134/396 56/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 9172744 m, 55384 m/sec, 26528336 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 139/396 58/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 9443997 m, 54250 m/sec, 27508417 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 58
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 144/396 60/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 9724172 m, 56035 m/sec, 28525666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 149/396 61/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 10002029 m, 55571 m/sec, 29542821 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 61
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 154/396 63/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 10279044 m, 55403 m/sec, 30565550 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 63
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 159/396 65/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 10573299 m, 58851 m/sec, 31657703 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 164/396 67/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 10874747 m, 60289 m/sec, 32776063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 67
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 169/396 68/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 11165644 m, 58179 m/sec, 33851583 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 174/396 70/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 11447657 m, 56402 m/sec, 34891063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 70
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 179/396 72/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 11723273 m, 55123 m/sec, 35905680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 72
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 184/396 73/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 12005244 m, 56394 m/sec, 36941205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 73
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 189/396 75/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 12303170 m, 59585 m/sec, 38041990 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 75
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 194/396 77/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 12605776 m, 60521 m/sec, 39176241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 77
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 199/396 78/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 12865319 m, 51908 m/sec, 40119485 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 204/396 80/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 13178295 m, 62595 m/sec, 41299041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 80
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 209/396 82/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 13472414 m, 58823 m/sec, 42400158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 214/396 84/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 13773746 m, 60266 m/sec, 43530717 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 84
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 219/396 86/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 14092587 m, 63768 m/sec, 44728101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 86
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 224/396 87/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 14380794 m, 57641 m/sec, 45782098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 229/396 89/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 14661175 m, 56076 m/sec, 46831030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 89
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 234/396 91/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 14948261 m, 57417 m/sec, 47902410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 91
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 239/396 93/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 15240819 m, 58511 m/sec, 48992414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 93
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 244/396 94/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 15535128 m, 58861 m/sec, 50093978 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 94
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 249/396 96/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 15829440 m, 58862 m/sec, 51195292 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 254/396 98/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 16124369 m, 58985 m/sec, 52295635 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 98
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 259/396 100/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 16417316 m, 58589 m/sec, 53390440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 100
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 264/396 101/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 16710655 m, 58667 m/sec, 54486254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 269/396 103/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 17003666 m, 58602 m/sec, 55580257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 103
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 274/396 105/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 17296431 m, 58553 m/sec, 56672553 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 279/396 107/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 17582214 m, 57156 m/sec, 57738634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 107
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 284/396 108/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 17831152 m, 49787 m/sec, 58661202 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 108
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 289/396 110/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 18100810 m, 53931 m/sec, 59667008 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 294/396 111/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 18295742 m, 38986 m/sec, 60363241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 111
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 299/396 112/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 18524750 m, 45801 m/sec, 61189802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 112
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 304/396 114/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 18774343 m, 49918 m/sec, 62093879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 114
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 309/396 116/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 19036189 m, 52369 m/sec, 63046474 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 116
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 314/396 117/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 19302451 m, 53252 m/sec, 64019255 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 117
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 319/396 119/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 19573664 m, 54242 m/sec, 65011680 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 324/396 120/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 19833497 m, 51966 m/sec, 65960619 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 120
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 329/396 122/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 20109490 m, 55198 m/sec, 66979681 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 122
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 334/396 124/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 20388317 m, 55765 m/sec, 68010582 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 339/396 125/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 20673447 m, 57026 m/sec, 69063172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 344/396 127/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 20957935 m, 56897 m/sec, 70123206 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 127
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 349/396 129/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 21212760 m, 50965 m/sec, 71060423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 129
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 354/396 130/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 21496346 m, 56717 m/sec, 72108154 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 130
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 359/396 132/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 21783269 m, 57384 m/sec, 73180135 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 132
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 364/396 134/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 22041735 m, 51693 m/sec, 74127321 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 134
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 369/396 135/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 22340194 m, 59691 m/sec, 75244715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 374/396 137/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 22595809 m, 51123 m/sec, 76179733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 379/396 138/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 22867761 m, 54390 m/sec, 77192170 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 138
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 384/396 140/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 23159683 m, 58384 m/sec, 78283906 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 140
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 389/396 142/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 23449297 m, 57922 m/sec, 79367647 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 394/396 144/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 23736850 m, 57510 m/sec, 80445016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 144
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 1 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 39 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 396 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 3170 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1398
[[35mlola[0m][I] fired transitions : 2796
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 4/396 2/5 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 253062 m, -4696757 m/sec, 698572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 1 CTL EXCL 9/396 4/5 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 593707 m, 68129 m/sec, 1653523 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 1 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 5/450 2/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 217834 m, 43566 m/sec, 687438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 10/450 3/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 421215 m, 40676 m/sec, 1386365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 15/450 5/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 621958 m, 40148 m/sec, 2081451 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 20/450 6/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 821575 m, 39923 m/sec, 2771514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 25/450 7/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 1035511 m, 42787 m/sec, 3514643 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 30/450 9/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 1258619 m, 44621 m/sec, 4284191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 35/450 10/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 1478148 m, 43905 m/sec, 5053213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 40/450 11/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 1698354 m, 44041 m/sec, 5817372 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 45/450 13/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 1923217 m, 44972 m/sec, 6600653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 50/450 14/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 2140731 m, 43502 m/sec, 7367040 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 55/450 15/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 2352979 m, 42449 m/sec, 8101744 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 60/450 16/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 2561037 m, 41611 m/sec, 8828375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 65/450 18/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 2750242 m, 37841 m/sec, 9499105 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 70/450 19/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 2952530 m, 40457 m/sec, 10197541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 75/450 20/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 3143776 m, 38249 m/sec, 10876846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 80/450 21/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 3354737 m, 42192 m/sec, 11618645 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 85/450 23/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 3581464 m, 45345 m/sec, 12406651 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 90/450 24/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 3787833 m, 41273 m/sec, 13146852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 95/450 25/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 3996454 m, 41724 m/sec, 13875217 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 100/450 26/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 4212090 m, 43127 m/sec, 14626834 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 105/450 28/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 4433091 m, 44200 m/sec, 15412216 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 110/450 29/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 4660628 m, 45507 m/sec, 16221104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 115/450 31/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 4895901 m, 47054 m/sec, 17040569 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 120/450 32/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 5121432 m, 45106 m/sec, 17841977 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 125/450 33/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 5346673 m, 45048 m/sec, 18657447 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 130/450 34/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 5553975 m, 41460 m/sec, 19375234 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 135/450 36/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 5758171 m, 40839 m/sec, 20089164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 140/450 37/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 5967295 m, 41824 m/sec, 20834913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 145/450 38/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 6180668 m, 42674 m/sec, 21604059 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 150/450 39/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 6382000 m, 40266 m/sec, 22316466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 155/450 41/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 6587600 m, 41120 m/sec, 23034861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 160/450 42/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 6789660 m, 40412 m/sec, 23752256 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 165/450 43/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 7011484 m, 44364 m/sec, 24549133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 170/450 44/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 7245547 m, 46812 m/sec, 25400846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 175/450 46/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 7482949 m, 47480 m/sec, 26224362 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 180/450 47/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 7721036 m, 47617 m/sec, 27066374 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 185/450 49/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 7954974 m, 46787 m/sec, 27905677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 190/450 50/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 8187098 m, 46424 m/sec, 28748621 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 195/450 51/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 8423815 m, 47343 m/sec, 29592377 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 200/450 53/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 8663793 m, 47995 m/sec, 30433936 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 205/450 54/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 8901060 m, 47453 m/sec, 31278335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 210/450 56/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 9136882 m, 47164 m/sec, 32126158 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 215/450 57/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 9370111 m, 46645 m/sec, 32974792 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 220/450 58/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 9608546 m, 47687 m/sec, 33829803 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 225/450 60/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 9848805 m, 48051 m/sec, 34673426 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 230/450 61/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 10089158 m, 48070 m/sec, 35527136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 235/450 63/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 10325433 m, 47255 m/sec, 36375585 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 240/450 64/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 10560415 m, 46996 m/sec, 37228845 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 245/450 65/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 10773031 m, 42523 m/sec, 38004697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 250/450 67/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 10986277 m, 42649 m/sec, 38764945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 255/450 68/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 11203832 m, 43511 m/sec, 39533538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 260/450 69/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 11431234 m, 45480 m/sec, 40342045 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 265/450 71/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 11667658 m, 47284 m/sec, 41190590 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 270/450 72/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 11902220 m, 46912 m/sec, 42041865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 275/450 73/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 12135594 m, 46674 m/sec, 42889359 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 280/450 75/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 12374030 m, 47687 m/sec, 43764622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 285/450 76/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 12610782 m, 47350 m/sec, 44593087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 290/450 78/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 12853652 m, 48574 m/sec, 45459993 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 295/450 79/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 13094628 m, 48195 m/sec, 46321343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 300/450 80/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 13332363 m, 47547 m/sec, 47182184 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 305/450 82/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 13572882 m, 48103 m/sec, 48057104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 310/450 83/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 13814274 m, 48278 m/sec, 48941547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 315/450 85/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 14057045 m, 48554 m/sec, 49833925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 320/450 86/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 14304357 m, 49462 m/sec, 50696502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 325/450 88/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 14555596 m, 50247 m/sec, 51594414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 330/450 89/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 14805091 m, 49899 m/sec, 52496903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 335/450 90/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 15045581 m, 48098 m/sec, 53367950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 340/450 92/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 15289967 m, 48877 m/sec, 54262320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 345/450 93/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 15533119 m, 48630 m/sec, 55125963 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 350/450 95/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 15771601 m, 47696 m/sec, 55988301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 355/450 96/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 16005802 m, 46840 m/sec, 56832852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 360/450 97/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 16235672 m, 45974 m/sec, 57668207 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 365/450 99/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 16471079 m, 47081 m/sec, 58527136 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 370/450 100/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 16706415 m, 47067 m/sec, 59384319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 375/450 102/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 16930568 m, 44830 m/sec, 60203432 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 380/450 103/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 17156138 m, 45114 m/sec, 61033000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 385/450 104/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 17386253 m, 46023 m/sec, 61884127 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 390/450 106/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 17620947 m, 46938 m/sec, 62743103 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 395/450 107/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 17869117 m, 49634 m/sec, 63614018 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 400/450 108/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 18106642 m, 47505 m/sec, 64471832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 405/450 110/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 18350552 m, 48782 m/sec, 65356515 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 410/450 111/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 18582839 m, 46457 m/sec, 66201946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 415/450 113/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 18820445 m, 47521 m/sec, 67069108 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 420/450 114/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 19049085 m, 45728 m/sec, 67905143 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 425/450 115/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 19276203 m, 45423 m/sec, 68741973 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 430/450 117/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 19500501 m, 44859 m/sec, 69560989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 435/450 118/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 19722853 m, 44470 m/sec, 70384890 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 440/450 119/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 19959788 m, 47387 m/sec, 71255615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 445/450 121/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 20210800 m, 50202 m/sec, 72175676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 450/450 122/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 20455799 m, 48999 m/sec, 73031549 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 28 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 450 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09
[[35mlola[0m][I] time limit : 2700 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 1
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 4/449 2/5 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 207345 m, -4049690 m/sec, 646763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 9/449 3/5 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 423640 m, 43259 m/sec, 1396166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 CTL EXCL 14/449 5/5 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 621364 m, 39544 m/sec, 2078949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 28 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 2 0 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 536 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02
[[35mlola[0m][I] result : false
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 46 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 670 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 5/670 3/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 388071 m, 77614 m/sec, 1075565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 10/670 7/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 922615 m, 106908 m/sec, 2579813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 15/670 11/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 1456962 m, 106869 m/sec, 4090481 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 20/670 14/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 1931405 m, 94888 m/sec, 5434049 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 25/670 18/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 2387716 m, 91262 m/sec, 6727022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 30/670 21/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 2822610 m, 86978 m/sec, 7961254 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 35/670 24/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 3264343 m, 88346 m/sec, 9214857 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 148
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 40/670 27/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 3676338 m, 82399 m/sec, 10510581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 151
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 45/670 30/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 4082719 m, 81276 m/sec, 11981404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 50/670 33/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 4524387 m, 88333 m/sec, 13586578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 157
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 55/670 36/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 4970204 m, 89163 m/sec, 15218313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 160
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 60/670 39/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 5357211 m, 77401 m/sec, 16649957 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 65/670 41/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 5751877 m, 78933 m/sec, 18107894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 165
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 70/670 44/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 6149928 m, 79610 m/sec, 19575376 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 168
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 75/670 47/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 6570748 m, 84164 m/sec, 21125133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 171
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 81/670 50/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 6977366 m, 81323 m/sec, 22635969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1001 secs. Pages in use: 174
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 86/670 53/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 7403041 m, 85135 m/sec, 24206439 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1006 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 91/670 56/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 7819900 m, 83371 m/sec, 25707519 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1011 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 96/670 59/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 8271167 m, 90253 m/sec, 27343811 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1016 secs. Pages in use: 183
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 101/670 62/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 8702509 m, 86268 m/sec, 28914438 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1021 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 106/670 65/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 9146325 m, 88763 m/sec, 30536065 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1026 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 111/670 68/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 9568803 m, 84495 m/sec, 32098761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1031 secs. Pages in use: 192
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 116/670 71/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 9987369 m, 83713 m/sec, 33644558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1036 secs. Pages in use: 195
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 121/670 74/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 10390126 m, 80551 m/sec, 35142530 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1041 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 126/670 76/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 10812159 m, 84406 m/sec, 36697898 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1046 secs. Pages in use: 200
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 131/670 79/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 11207850 m, 79138 m/sec, 38166332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1051 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 136/670 82/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 11670425 m, 92515 m/sec, 39873172 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1056 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 141/670 85/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 12095294 m, 84973 m/sec, 41443657 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1061 secs. Pages in use: 209
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 146/670 88/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 12456478 m, 72236 m/sec, 42730624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1066 secs. Pages in use: 212
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 151/670 91/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 12871346 m, 82973 m/sec, 44235983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1071 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 156/670 94/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 13318217 m, 89374 m/sec, 45868568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1076 secs. Pages in use: 218
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 161/670 97/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 13787276 m, 93811 m/sec, 47584734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1081 secs. Pages in use: 221
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 166/670 100/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 14199099 m, 82364 m/sec, 49107115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1086 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 171/670 103/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 14608650 m, 81910 m/sec, 50629727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1091 secs. Pages in use: 227
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 176/670 105/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 15040155 m, 86301 m/sec, 52217814 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1096 secs. Pages in use: 229
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 181/670 108/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 15451579 m, 82284 m/sec, 53750249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1101 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 186/670 111/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 15889448 m, 87573 m/sec, 55365312 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1106 secs. Pages in use: 235
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 191/670 114/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 16336160 m, 89342 m/sec, 57020039 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1111 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 196/670 117/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 16758312 m, 84430 m/sec, 58588062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1116 secs. Pages in use: 241
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 201/670 120/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 17194998 m, 87337 m/sec, 60196081 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1121 secs. Pages in use: 244
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 206/670 123/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 17552133 m, 71427 m/sec, 61463839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1126 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 211/670 126/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 17973182 m, 84209 m/sec, 62996261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1131 secs. Pages in use: 250
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 216/670 129/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 18446645 m, 94692 m/sec, 64727998 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1136 secs. Pages in use: 253
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 221/670 132/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 18910549 m, 92780 m/sec, 66423282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1141 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 226/670 135/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 19379381 m, 93766 m/sec, 68152014 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1146 secs. Pages in use: 259
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 231/670 138/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 19779116 m, 79947 m/sec, 69641319 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1151 secs. Pages in use: 262
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 236/670 141/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 20205836 m, 85344 m/sec, 71217259 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 265
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 241/670 143/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 20624519 m, 83736 m/sec, 72765506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 267
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 246/670 146/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 21055949 m, 86286 m/sec, 74370397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 251/670 149/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 21504788 m, 89767 m/sec, 76040780 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 273
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 256/670 152/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 21927161 m, 84474 m/sec, 77606889 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 261/670 155/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 22378786 m, 90325 m/sec, 79284035 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 279
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 266/670 158/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 22820980 m, 88438 m/sec, 80902503 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 282
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 271/670 161/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 23198894 m, 75582 m/sec, 82242749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 285
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 276/670 164/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 23610931 m, 82407 m/sec, 83743949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 281/670 167/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 24045109 m, 86835 m/sec, 85330357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 291
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 286/670 170/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 24513632 m, 93704 m/sec, 87046276 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 291/670 173/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 24977596 m, 92792 m/sec, 88750854 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 297
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 296/670 176/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 25405686 m, 85618 m/sec, 90336413 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 300
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 301/670 179/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 25832263 m, 85315 m/sec, 91925156 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 306/670 182/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 26270558 m, 87659 m/sec, 93541461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 306
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 311/670 184/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 26695513 m, 84991 m/sec, 95118775 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 316/670 187/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 27110898 m, 83077 m/sec, 96657524 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 311
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 321/670 190/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 27530874 m, 83995 m/sec, 98230778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 314
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 326/670 193/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 27961236 m, 86072 m/sec, 99824994 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 331/670 196/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 28427935 m, 93339 m/sec, 101555228 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 320
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 336/670 199/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 28901591 m, 94731 m/sec, 103323489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 323
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 341/670 202/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 29243024 m, 68286 m/sec, 104515920 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 326
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 346/670 205/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 29659734 m, 83342 m/sec, 106026559 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 329
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 351/670 207/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 30084449 m, 84943 m/sec, 107575030 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 331
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 356/670 210/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 30526188 m, 88347 m/sec, 109192287 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 334
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 361/670 214/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 31012178 m, 97198 m/sec, 110983365 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 338
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 366/670 216/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 31441043 m, 85773 m/sec, 112566869 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 340
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 371/670 219/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 31858996 m, 83590 m/sec, 114113986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 376/670 222/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 32286754 m, 85551 m/sec, 115703324 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 381/670 225/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 32732884 m, 89226 m/sec, 117361633 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 386/670 228/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 33203645 m, 94152 m/sec, 119106601 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 352
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 391/670 231/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 33672531 m, 93777 m/sec, 120853566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 355
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 396/670 235/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 34140571 m, 93608 m/sec, 122592067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 359
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 401/670 238/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 34619395 m, 95764 m/sec, 124368134 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 362
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 406/670 241/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 35102634 m, 96647 m/sec, 126170189 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 365
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 411/670 244/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 35568365 m, 93146 m/sec, 127895089 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 368
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 416/670 247/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 35974950 m, 81317 m/sec, 129338346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 371
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 421/670 250/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 36399136 m, 84837 m/sec, 130870674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 426/670 253/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 36829930 m, 86158 m/sec, 132441358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 377
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 431/670 256/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 37270254 m, 88064 m/sec, 134059636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 436/670 259/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 37735377 m, 93024 m/sec, 135768397 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 383
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 441/670 262/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 38222952 m, 97515 m/sec, 137568199 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 386
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 446/670 265/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 38684628 m, 92335 m/sec, 139276412 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 451/670 268/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 39150829 m, 93240 m/sec, 141011132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 456/670 271/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 39613107 m, 92455 m/sec, 142729664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 395
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 461/670 274/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 40047948 m, 86968 m/sec, 144341002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 466/670 277/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 40497805 m, 89971 m/sec, 146014696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 401
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 471/670 280/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 40934690 m, 87377 m/sec, 147636517 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 476/670 283/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 41398439 m, 92749 m/sec, 149368404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 481/670 286/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 41845427 m, 89397 m/sec, 151030905 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 486/670 289/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 42247887 m, 80492 m/sec, 152532968 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 413
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 491/670 292/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 42714447 m, 93312 m/sec, 154269784 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 496/670 295/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 43144838 m, 86078 m/sec, 155836696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 419
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 501/670 298/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 43529163 m, 76865 m/sec, 157195098 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 506/670 301/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 43963935 m, 86954 m/sec, 158774777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 425
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 511/670 304/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 44427808 m, 92774 m/sec, 160470193 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 516/670 307/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 44906711 m, 95780 m/sec, 162231177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 521/670 310/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 45396679 m, 97993 m/sec, 164038866 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 526/670 313/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 45890507 m, 98765 m/sec, 165858638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 531/670 317/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 46394623 m, 100823 m/sec, 167727496 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 536/670 320/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 46861109 m, 93297 m/sec, 169459332 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 444
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 541/670 323/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 47301034 m, 87985 m/sec, 171100856 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 447
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 546/670 326/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 47752784 m, 90350 m/sec, 172784373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 450
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 551/670 329/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 48235235 m, 96490 m/sec, 174578612 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 453
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 556/670 332/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 48681553 m, 89263 m/sec, 176242769 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1476 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 561/670 335/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 49125844 m, 88858 m/sec, 177899055 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1481 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 566/670 338/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 49599341 m, 94699 m/sec, 179646879 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1486 secs. Pages in use: 462
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 571/670 341/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 50091051 m, 98342 m/sec, 181484578 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1491 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 576/670 344/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 50551856 m, 92161 m/sec, 183197502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1496 secs. Pages in use: 468
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 581/670 347/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 51036423 m, 96913 m/sec, 185019320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1501 secs. Pages in use: 471
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 586/670 350/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 51381295 m, 68974 m/sec, 186216016 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1506 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 591/670 353/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 51777284 m, 79197 m/sec, 187639870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1511 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 596/670 356/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 52225169 m, 89577 m/sec, 189279085 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1516 secs. Pages in use: 480
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 601/670 359/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 52694566 m, 93879 m/sec, 190993832 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1521 secs. Pages in use: 483
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 606/670 362/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 53174807 m, 96048 m/sec, 192765261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1526 secs. Pages in use: 486
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 611/670 365/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 53663598 m, 97758 m/sec, 194564934 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1531 secs. Pages in use: 489
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 616/670 369/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 54157042 m, 98688 m/sec, 196391169 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1536 secs. Pages in use: 493
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 621/670 372/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 54661035 m, 100798 m/sec, 198266852 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1541 secs. Pages in use: 496
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 626/670 375/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 55163973 m, 100587 m/sec, 200137140 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1546 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 631/670 379/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 55668828 m, 100971 m/sec, 202012969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1551 secs. Pages in use: 503
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 636/670 382/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 56179286 m, 102091 m/sec, 203920004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1556 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 641/670 385/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 56690795 m, 102301 m/sec, 205822756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1561 secs. Pages in use: 509
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 646/670 389/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 57205543 m, 102949 m/sec, 207728664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1566 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 651/670 392/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 57716726 m, 102236 m/sec, 209640177 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1571 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 656/670 395/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 58231334 m, 102921 m/sec, 211561561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1576 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 661/670 399/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 58741931 m, 102119 m/sec, 213465656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1581 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 62 AGEF EXCL 666/670 402/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 59257288 m, 103071 m/sec, 215389141 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1586 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 62 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 1 0 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1591 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 61 (type EXCL) for 36 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 669 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 62 (type EXCL) for 46 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 2009 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 1 0 4 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 5/669 1/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 64506 m, 12901 m/sec, 133256 t fired, .
[[35mlola[0m][.] 62 AGEF EXCL 5/2009 4/5 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 470686 m, -11757320 m/sec, 1307043 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1596 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] CANCELED task # 62 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 10/669 1/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 128151 m, 12729 m/sec, 280458 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1601 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 15/669 2/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 190914 m, 12552 m/sec, 425816 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1606 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 20/669 2/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 253424 m, 12502 m/sec, 570748 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1611 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 25/669 2/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 315611 m, 12437 m/sec, 715056 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1616 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 30/669 3/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 377507 m, 12379 m/sec, 858791 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1621 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 35/669 3/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 437894 m, 12077 m/sec, 999777 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1626 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 40/669 3/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 498867 m, 12194 m/sec, 1141429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1631 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 45/669 4/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 559427 m, 12112 m/sec, 1282144 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1636 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 50/669 4/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 619641 m, 12042 m/sec, 1422116 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1641 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 55/669 4/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 679346 m, 11941 m/sec, 1561118 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1646 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 60/669 5/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 738913 m, 11913 m/sec, 1699893 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1651 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 65/669 5/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 799448 m, 12107 m/sec, 1840257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1656 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 70/669 5/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 857540 m, 11618 m/sec, 1976695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1661 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 75/669 6/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 915573 m, 11606 m/sec, 2111987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1666 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 80/669 6/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 973495 m, 11584 m/sec, 2246676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1671 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 85/669 6/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 1030779 m, 11456 m/sec, 2380300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1676 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 90/669 7/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 1088872 m, 11618 m/sec, 2515453 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1681 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 95/669 7/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 1145942 m, 11414 m/sec, 2648159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1686 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 100/669 7/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 1198896 m, 10590 m/sec, 2771962 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1691 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 105/669 8/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 1250674 m, 10355 m/sec, 2893007 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1696 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 110/669 8/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 1310948 m, 12054 m/sec, 3031291 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1701 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 115/669 8/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 1364511 m, 10712 m/sec, 3155402 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1706 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 120/669 9/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 1416080 m, 10313 m/sec, 3274992 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1711 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 125/669 9/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 1467102 m, 10204 m/sec, 3393956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1716 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG 0 0 1 0 3 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 61 EFEG EXCL 130/669 9/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12 1520698 m, 10719 m/sec, 3517489 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1721 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 61 (type EXCL) for BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1574588
[[35mlola[0m][I] fired transitions : 3617051
[[35mlola[0m][I] time used : 134
[[35mlola[0m][I] memory pages used : 9
[[35mlola[0m][I] LAUNCH task # 34 (type EXCL) for 33 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11
[[35mlola[0m][I] time limit : 937 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 1/937 1/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 89246 m, 17849 m/sec, 166142 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1726 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 6/937 6/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 826553 m, 147461 m/sec, 1554195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1731 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 11/937 11/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 1557963 m, 146282 m/sec, 2937303 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1736 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 16/937 16/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 2368311 m, 162069 m/sec, 4477750 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1741 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 21/937 21/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 3194478 m, 165233 m/sec, 6054851 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1746 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 26/937 26/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 4037400 m, 168584 m/sec, 7663989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1751 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 31/937 31/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 4756651 m, 143850 m/sec, 9039700 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1756 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 36/937 35/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 5478148 m, 144299 m/sec, 10419299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1761 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 41/937 40/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 6226524 m, 149675 m/sec, 11851440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1766 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 46/937 44/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 6870500 m, 128795 m/sec, 13532773 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1771 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 51/937 48/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 7529132 m, 131726 m/sec, 15366068 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1776 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 56/937 52/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 8180720 m, 130317 m/sec, 17096421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1781 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 61/937 55/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 8722480 m, 108352 m/sec, 18870947 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1786 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 66/937 58/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 9256833 m, 106870 m/sec, 20518634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1791 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 71/937 62/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 9803070 m, 109247 m/sec, 22279165 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1796 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 76/937 65/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 10387148 m, 116815 m/sec, 24072411 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1801 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 81/937 69/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 10967850 m, 116140 m/sec, 25930790 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1806 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 86/937 72/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 11571184 m, 120666 m/sec, 27789450 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1811 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 91/937 76/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 12195115 m, 124786 m/sec, 29603580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1816 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-14: DISJ 0 1 0 0 4 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 34 CTL EXCL 96/937 80/2000 BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-11 12819143 m, 124805 m/sec, 31447721 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1821 secs. Pages in use: 530
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-01: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-02: CTL false CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-03: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-04: EG true preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-05: EF true findpath[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-06: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-07: CTL true CTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-08: AGEF true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-10: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-12: EFEG true state space /EFEG[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-13: DISJ false DISJ[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-15: CTL true CTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N20-CTLCardinality-2024-09: CTL 0 0 0 0 1 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-COL-V80P50N20"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-COL-V80P50N20, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400200145"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-COL-V80P50N20.tgz
mv BridgeAndVehicles-COL-V80P50N20 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;