About the Execution of LoLA for BridgeAndVehicles-COL-V80P50N10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16206.436 | 1471971.00 | 1493482.00 | 1434.20 | [undef] | Cannot compute |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400200137.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-COL-V80P50N10, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400200137
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 504K
-rw-r--r-- 1 mcc users 6.8K Apr 13 01:03 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Apr 13 01:03 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Apr 13 00:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Apr 13 00:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Apr 13 01:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 108K Apr 13 01:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 01:34 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 94K Apr 13 01:34 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 45K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14
FORMULA_NAME BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15
=== Now, execution of the tool begins
BK_START 1717006861380
BK_STOP 1717008333351
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mCTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 188, Transitions: 2108
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][W] findlow criterion violated for transition 9
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for 6 clusters
[[35mlola[0m][I] Time for checking findlow: 1
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] LAUNCH task # 1 (type CNST) for 0 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 4 (type CNST) for 3 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 7 (type CNST) for 6 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 13 (type CNST) for 12 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 21 (type CNST) for 18 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 26 (type CNST) for 25 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 29 (type CNST) for 28 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 1 (type CNST) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] LAUNCH task # 44 (type CNST) for 43 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 47 (type CNST) for 46 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] LAUNCH task # 50 (type CNST) for 49 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 13 (type CNST) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 26 (type CNST) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 4 (type CNST) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 21 (type CNST) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 7 (type CNST) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 29 (type CNST) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 44 (type CNST) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] FINISHED task # 47 (type CNST) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14
[[35mlola[0m][I] result : true
[[35mlola[0m][I] FINISHED task # 50 (type CNST) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15
[[35mlola[0m][I] result : false
[*** LOG ERROR #0001 ***] [2024-05-29 18:21:41] [status_logger] string pointer is null
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05
[[35mlola[0m][I] time limit : 593 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 711 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 4/711 6/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 730053 m, 146010 m/sec, 1962310 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 6
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 9/711 11/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 1562688 m, 166527 m/sec, 4218572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 11
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 14/711 16/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 2269208 m, 141304 m/sec, 6703435 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 16
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 19/711 20/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 2893545 m, 124867 m/sec, 9014363 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 20
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 24/711 25/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 3551898 m, 131670 m/sec, 11446076 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 25
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 29/711 29/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 4199688 m, 129558 m/sec, 13843325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 29
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 34/711 34/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 4872301 m, 134522 m/sec, 16322697 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 34
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 39/711 38/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 5542296 m, 133999 m/sec, 18795829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 38
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 44/711 43/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 6206375 m, 132815 m/sec, 21242603 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 43
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 49/711 47/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 6860368 m, 130798 m/sec, 23656469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 47
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 54/711 51/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 7514389 m, 130804 m/sec, 26060314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 51
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 59/711 56/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 8174225 m, 131967 m/sec, 28489077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 56
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 64/711 60/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 8834922 m, 132139 m/sec, 30915357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 60
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 69/711 65/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 9500648 m, 133145 m/sec, 33362573 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 65
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 74/711 69/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 10164424 m, 132755 m/sec, 35797235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 69
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 79/711 74/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 10835344 m, 134184 m/sec, 38254053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 84/711 78/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 11502251 m, 133381 m/sec, 40695389 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 78
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 89/711 83/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 12169584 m, 133466 m/sec, 43136786 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 83
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 94/711 87/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 12836070 m, 133297 m/sec, 45569429 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 87
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 99/711 92/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 13502531 m, 133292 m/sec, 48000901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 92
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 104/711 96/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 14167582 m, 133010 m/sec, 50419047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 96
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 109/711 101/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 14831674 m, 132818 m/sec, 52840746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 101
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 114/711 106/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 15498660 m, 133397 m/sec, 55256907 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 106
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 119/711 110/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 16162987 m, 132865 m/sec, 57679674 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 110
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 124/711 115/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 16831717 m, 133746 m/sec, 60102615 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 129/711 119/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 17490291 m, 131714 m/sec, 62510782 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 119
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 134/711 124/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 18156548 m, 133251 m/sec, 64919274 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 124
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 139/711 128/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 18810549 m, 130800 m/sec, 67313437 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 128
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 144/711 133/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 19481478 m, 134185 m/sec, 69744761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 133
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 149/711 137/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 20136159 m, 130936 m/sec, 72145348 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 137
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 154/711 142/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 20810897 m, 134947 m/sec, 74591114 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 142
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 159/711 146/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 21476208 m, 133062 m/sec, 77015054 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 146
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 164/711 150/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 22062315 m, 117221 m/sec, 79163575 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 150
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 169/711 154/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 22663672 m, 120271 m/sec, 81355586 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 154
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 174/711 158/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 23248925 m, 117050 m/sec, 83502497 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 158
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 179/711 163/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 23880901 m, 126395 m/sec, 85811836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 163
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 184/711 167/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 24512569 m, 126333 m/sec, 88138130 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 167
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 189/711 172/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 25162202 m, 129926 m/sec, 90514086 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 172
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 194/711 176/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 25800706 m, 127700 m/sec, 92863695 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 176
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 199/711 180/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 26438951 m, 127649 m/sec, 95216380 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 180
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 204/711 185/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 27075904 m, 127390 m/sec, 97569344 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 185
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 209/711 189/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 27713622 m, 127543 m/sec, 99928930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 189
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 214/711 194/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 28354765 m, 128228 m/sec, 102301446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 194
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 219/711 198/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 29002138 m, 129474 m/sec, 104686672 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 198
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 224/711 203/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 29651741 m, 129920 m/sec, 107080504 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 203
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 229/711 207/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 30230041 m, 115660 m/sec, 109211770 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 207
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 234/711 211/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 30854611 m, 124914 m/sec, 111504734 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 211
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 239/711 215/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 31467719 m, 122621 m/sec, 113751518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 244/711 220/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 32099656 m, 126387 m/sec, 116061096 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 249/711 224/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 32732638 m, 126596 m/sec, 118371221 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 224
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 254/711 228/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 33369762 m, 127424 m/sec, 120702000 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 228
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 259/711 233/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 34008406 m, 127728 m/sec, 123014298 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 233
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 264/711 238/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 34661296 m, 130578 m/sec, 125373876 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 269/711 242/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 35322761 m, 132293 m/sec, 127759060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 242
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 274/711 247/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 35987952 m, 133038 m/sec, 130159195 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 247
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 279/711 252/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 36652124 m, 132834 m/sec, 132555607 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 252
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 284/711 256/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 37314681 m, 132511 m/sec, 134954335 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 256
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 289/711 261/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 37978394 m, 132742 m/sec, 137356110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 261
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 294/711 266/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 38636948 m, 131710 m/sec, 139747609 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 266
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 299/711 270/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 39296436 m, 131897 m/sec, 142145930 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 304/711 275/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 39956700 m, 132052 m/sec, 144557846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 275
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 309/711 280/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 40618870 m, 132434 m/sec, 146980711 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 280
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 314/711 284/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 41276793 m, 131584 m/sec, 149401353 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 284
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 319/711 289/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 41936169 m, 131875 m/sec, 151839242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 289
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 324/711 294/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 42595311 m, 131828 m/sec, 154269996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 294
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 329/711 299/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 43253166 m, 131571 m/sec, 156681244 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 334/711 303/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 43862447 m, 121856 m/sec, 158899248 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 303
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 339/711 308/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 44505201 m, 128550 m/sec, 161231694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 308
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 344/711 313/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 45129844 m, 124928 m/sec, 163464795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 313
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 349/711 317/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 45733561 m, 120743 m/sec, 165606373 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 317
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 354/711 322/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 46382909 m, 129869 m/sec, 167917824 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 322
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 359/711 327/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 47040930 m, 131604 m/sec, 170264041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 327
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 364/711 332/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 47680975 m, 128009 m/sec, 172581640 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 332
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 369/711 337/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 48331420 m, 130089 m/sec, 174969162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 374/711 342/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 49031252 m, 139966 m/sec, 177275358 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 342
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 379/711 346/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 49709352 m, 135620 m/sec, 179482669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 346
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 384/711 350/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 50330042 m, 124138 m/sec, 181757653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 350
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 389/711 354/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 50966033 m, 127198 m/sec, 184099022 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 394/711 357/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 51539516 m, 114696 m/sec, 186197191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 357
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 399/711 360/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 52080485 m, 108193 m/sec, 188163329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 360
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 404/711 363/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 52624410 m, 108785 m/sec, 190122461 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 363
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 409/711 367/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 53176930 m, 110504 m/sec, 192090340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 414/711 370/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 53790623 m, 122738 m/sec, 194272272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 370
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 419/711 374/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 54402938 m, 122463 m/sec, 196451297 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 424/711 378/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 54998685 m, 119149 m/sec, 198595677 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 378
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 429/711 381/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 55590416 m, 118346 m/sec, 200764661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 381
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 434/711 385/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 56190801 m, 120077 m/sec, 202863716 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 439/711 389/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 56822233 m, 126286 m/sec, 205007196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 389
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 444/711 393/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 57426995 m, 120952 m/sec, 207220996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 393
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 449/711 396/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 58028728 m, 120346 m/sec, 209407676 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 396
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 454/711 400/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 58644893 m, 123233 m/sec, 211607073 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 400
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 459/711 403/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 59240149 m, 119051 m/sec, 213775470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 403
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 464/711 407/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 59867005 m, 125371 m/sec, 216010166 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 407
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 469/711 411/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 60457420 m, 118083 m/sec, 218167077 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 411
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 474/711 414/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 61035682 m, 115652 m/sec, 220214212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 414
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 479/711 417/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 61583848 m, 109633 m/sec, 222217580 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 417
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 484/711 421/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 62139667 m, 111163 m/sec, 224191662 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 421
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 489/711 424/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 62746905 m, 121447 m/sec, 226404021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 424
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 494/711 428/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 63312803 m, 113179 m/sec, 228468147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 499/711 431/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 63890016 m, 115442 m/sec, 230518746 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 431
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 504/711 434/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 64419743 m, 105945 m/sec, 232454205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 434
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 509/711 437/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 64963339 m, 108719 m/sec, 234376915 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 437
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 514/711 441/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 65570636 m, 121459 m/sec, 236595988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 441
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 519/711 445/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 66155049 m, 116882 m/sec, 238730839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 524/711 448/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 66786153 m, 126220 m/sec, 240976241 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 448
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 529/711 452/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 67376875 m, 118144 m/sec, 243138239 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 534/711 456/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 68009003 m, 126425 m/sec, 245373909 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 456
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 539/711 459/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 68621447 m, 122488 m/sec, 247619493 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 544/711 463/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 69218641 m, 119438 m/sec, 249799069 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 463
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 549/711 467/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 69827495 m, 121770 m/sec, 252000626 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 467
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 554/711 470/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 70460848 m, 126670 m/sec, 254238624 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 470
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 559/711 474/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 71041196 m, 116069 m/sec, 256364606 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 474
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 564/711 477/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 71637917 m, 119344 m/sec, 258513041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 477
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 569/711 481/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 72261329 m, 124682 m/sec, 260710800 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 574/711 484/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 72853417 m, 118417 m/sec, 262878053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 484
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 579/711 488/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 73427774 m, 114871 m/sec, 264974246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 584/711 492/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 74043309 m, 123107 m/sec, 267173953 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 492
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 589/711 495/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 74668563 m, 125050 m/sec, 269408249 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 495
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 594/711 499/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 75256344 m, 117556 m/sec, 271562463 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 499
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 599/711 502/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 75861901 m, 121111 m/sec, 273743107 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 502
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 604/711 506/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 76493014 m, 126222 m/sec, 275967320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 506
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 609/711 510/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 77097182 m, 120833 m/sec, 278181119 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 614/711 513/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 77691662 m, 118896 m/sec, 280351568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 619/711 517/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 78312556 m, 124178 m/sec, 282597763 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 517
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 624/711 521/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 78948371 m, 127163 m/sec, 284843560 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 521
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 629/711 524/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 79552677 m, 120861 m/sec, 287059801 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 524
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 634/711 528/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 80171317 m, 123728 m/sec, 289285870 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 528
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 639/711 532/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 80813515 m, 128439 m/sec, 291548988 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 644/711 535/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 81421079 m, 121512 m/sec, 293777540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 649/711 539/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 82027740 m, 121332 m/sec, 295994410 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 539
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 654/711 543/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 82645390 m, 123530 m/sec, 298234950 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 659/711 546/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 83284879 m, 127897 m/sec, 300487333 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 546
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 664/711 550/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 83889007 m, 120825 m/sec, 302700795 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 669/711 554/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 84508341 m, 123866 m/sec, 304927766 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 674/711 557/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 85144955 m, 127322 m/sec, 307167658 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 557
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 679/711 561/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 85760560 m, 123121 m/sec, 309433416 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 684/711 565/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 86361756 m, 120239 m/sec, 311641004 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 689/711 568/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 86978259 m, 123300 m/sec, 313860419 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 568
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 694/711 572/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 87615941 m, 127536 m/sec, 316104282 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 572
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 699/711 576/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 88224722 m, 121756 m/sec, 318338167 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 576
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 704/711 579/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 88830393 m, 121134 m/sec, 320554011 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 579
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 CTL EXCL 709/711 583/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 89430045 m, 119930 m/sec, 322725261 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 583
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 41 (type EXCL) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 35 (type EXCL) for 34 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10
[[35mlola[0m][I] time limit : 711 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12
[[35mlola[0m][I] time limit : 2845 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] CANCELED task # 41 (type EXCL) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 5/711 3/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 351141 m, 70228 m/sec, 1925270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 2 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 10/711 5/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 737589 m, 77289 m/sec, 4217846 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 15/711 8/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 1102582 m, 72998 m/sec, 6517516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 20/711 10/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 1479370 m, 75357 m/sec, 8831669 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 597
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 25/711 12/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 1847699 m, 73665 m/sec, 11167296 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 599
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 30/711 15/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 2230237 m, 76507 m/sec, 13514949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 35/711 17/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 2606614 m, 75275 m/sec, 15879250 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 40/711 20/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 2987651 m, 76207 m/sec, 18243718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 45/711 22/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 3372933 m, 77056 m/sec, 20615774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 50/711 25/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 3759655 m, 77344 m/sec, 22994765 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 612
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 55/711 27/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 4149802 m, 78029 m/sec, 25377927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 614
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 60/711 29/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 4538202 m, 77680 m/sec, 27754965 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 616
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 65/711 32/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 4988196 m, 89998 m/sec, 30097385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 619
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 70/711 34/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 5243842 m, 51129 m/sec, 32569476 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 621
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 75/711 36/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 5569034 m, 65038 m/sec, 35101009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 623
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 80/711 38/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 5888645 m, 63922 m/sec, 37622280 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 625
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 85/711 40/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 6213758 m, 65022 m/sec, 40180338 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 627
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 90/711 42/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 6509721 m, 59192 m/sec, 42521942 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 629
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 95/711 44/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 6822422 m, 62540 m/sec, 44990316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 100/711 46/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 7131247 m, 61765 m/sec, 47410205 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 105/711 48/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 7457178 m, 65186 m/sec, 49954087 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 110/711 50/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 7783749 m, 65314 m/sec, 52521868 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 115/711 52/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 8117305 m, 66711 m/sec, 55108375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 120/711 54/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 8417289 m, 59996 m/sec, 57400104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 641
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 125/711 56/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 8737195 m, 63981 m/sec, 59847862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 130/711 58/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 9058987 m, 64358 m/sec, 62305185 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 135/711 60/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 9382172 m, 64637 m/sec, 64769696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 140/711 62/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 9705556 m, 64676 m/sec, 67234123 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 649
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 145/711 65/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 10137791 m, 86447 m/sec, 69565955 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 150/711 66/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 10362683 m, 44978 m/sec, 71971538 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 653
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 155/711 69/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 10685009 m, 64465 m/sec, 74461683 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 160/711 71/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 10993945 m, 61787 m/sec, 76916263 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 658
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 165/711 72/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 11305507 m, 62312 m/sec, 79377969 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 170/711 74/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 11615197 m, 61938 m/sec, 81826232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 175/711 76/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 11898950 m, 56750 m/sec, 84060923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 180/711 78/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 12170059 m, 54221 m/sec, 86178894 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 665
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 185/711 80/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 12439381 m, 53864 m/sec, 88324273 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 190/711 81/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 12715082 m, 55140 m/sec, 90474684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 668
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 195/711 83/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 12988324 m, 54648 m/sec, 92609314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 670
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 200/711 85/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 13257524 m, 53840 m/sec, 94709327 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 672
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 205/711 86/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 13526416 m, 53778 m/sec, 96801268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 673
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 210/711 88/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 13826829 m, 60082 m/sec, 99126444 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 675
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 215/711 90/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 14162873 m, 67208 m/sec, 101606357 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 677
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 220/711 92/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 14475977 m, 62620 m/sec, 104095226 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 679
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 225/711 94/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 14772345 m, 59273 m/sec, 106341320 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 681
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 230/711 96/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 15056589 m, 56848 m/sec, 108534956 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 235/711 98/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 15405330 m, 69748 m/sec, 110611709 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 240/711 100/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 15654483 m, 49830 m/sec, 112804847 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 245/711 102/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 15989022 m, 66907 m/sec, 115309090 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 250/711 104/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 16306051 m, 63405 m/sec, 117831839 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 691
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 255/711 106/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 16639203 m, 66630 m/sec, 120345048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 693
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 260/711 108/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 16923392 m, 56837 m/sec, 122657622 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 695
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 265/711 110/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 17222159 m, 59753 m/sec, 125049979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 697
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 270/711 112/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 17539553 m, 63478 m/sec, 127450160 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 275/711 114/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 17837055 m, 59500 m/sec, 129937117 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 280/711 116/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 18165095 m, 65608 m/sec, 132468408 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 703
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 285/711 118/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 18482418 m, 63464 m/sec, 134994760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 290/711 120/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 18805571 m, 64630 m/sec, 137517050 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 295/711 122/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 19127518 m, 64389 m/sec, 140046002 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 300/711 124/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 19454455 m, 65387 m/sec, 142560295 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 711
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 305/711 126/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 19784256 m, 65960 m/sec, 145090219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 713
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 310/711 128/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 20113735 m, 65895 m/sec, 147611865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 715
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 315/711 130/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 20442499 m, 65752 m/sec, 150149209 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 717
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 320/711 132/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 20788631 m, 69226 m/sec, 152687329 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 719
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 325/711 134/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 21164755 m, 75224 m/sec, 155106568 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 721
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 330/711 136/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 21446746 m, 56398 m/sec, 157472159 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 335/711 138/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 21778625 m, 66375 m/sec, 159982708 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 725
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 340/711 140/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 22093622 m, 62999 m/sec, 162511663 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 345/711 142/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 22419707 m, 65217 m/sec, 165031201 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 350/711 144/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 22733157 m, 62690 m/sec, 167562025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 731
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 355/711 146/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 23052509 m, 63870 m/sec, 170091975 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 360/711 148/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 23374551 m, 64408 m/sec, 172610793 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 735
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 365/711 150/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 23700068 m, 65103 m/sec, 175133252 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 737
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 370/711 152/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 24011700 m, 62326 m/sec, 177660290 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1125 secs. Pages in use: 739
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 375/711 154/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 24331764 m, 64012 m/sec, 180172958 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1130 secs. Pages in use: 741
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 380/711 156/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 24652521 m, 64151 m/sec, 182684771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1135 secs. Pages in use: 743
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 385/711 158/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 24973942 m, 64284 m/sec, 185208052 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1140 secs. Pages in use: 745
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 390/711 160/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 25297859 m, 64783 m/sec, 187715565 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1145 secs. Pages in use: 747
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 395/711 162/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 25620671 m, 64562 m/sec, 190210684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1150 secs. Pages in use: 749
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 401/711 164/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 25950981 m, 66062 m/sec, 192699449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1156 secs. Pages in use: 751
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 406/711 166/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 26272942 m, 64392 m/sec, 195218772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1161 secs. Pages in use: 753
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 411/711 169/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 26600594 m, 65530 m/sec, 197745841 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1166 secs. Pages in use: 756
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 416/711 171/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 26931577 m, 66196 m/sec, 200277067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1171 secs. Pages in use: 758
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 421/711 173/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 27317023 m, 77089 m/sec, 202683477 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1176 secs. Pages in use: 760
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 426/711 175/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 27594382 m, 55471 m/sec, 205022229 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1181 secs. Pages in use: 762
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 431/711 177/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 27923708 m, 65865 m/sec, 207512041 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1186 secs. Pages in use: 764
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 436/711 179/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 28252287 m, 65715 m/sec, 210032544 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1191 secs. Pages in use: 766
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 441/711 181/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 28571735 m, 63889 m/sec, 212547042 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1196 secs. Pages in use: 768
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 446/711 183/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 28896898 m, 65032 m/sec, 215063878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1201 secs. Pages in use: 770
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 451/711 185/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 29200493 m, 60719 m/sec, 217590182 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1206 secs. Pages in use: 772
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 456/711 187/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 29520595 m, 64020 m/sec, 220112243 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1211 secs. Pages in use: 774
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 461/711 189/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 29850421 m, 65965 m/sec, 222620882 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1216 secs. Pages in use: 776
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 466/711 191/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 30157081 m, 61332 m/sec, 225156718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1221 secs. Pages in use: 778
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 471/711 193/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 30478929 m, 64369 m/sec, 227664878 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1226 secs. Pages in use: 780
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 476/711 195/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 30794495 m, 63113 m/sec, 230174572 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1231 secs. Pages in use: 782
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 481/711 197/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 31114275 m, 63956 m/sec, 232682927 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1236 secs. Pages in use: 784
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 486/711 199/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 31435126 m, 64170 m/sec, 235194047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1241 secs. Pages in use: 786
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 491/711 201/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 31758547 m, 64684 m/sec, 237700385 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1246 secs. Pages in use: 788
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 496/711 203/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 32077733 m, 63837 m/sec, 240196314 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1251 secs. Pages in use: 790
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 501/711 205/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 32409263 m, 66306 m/sec, 242729873 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1256 secs. Pages in use: 792
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 506/711 207/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 32738539 m, 65855 m/sec, 245268518 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1261 secs. Pages in use: 794
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 511/711 209/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 33070338 m, 66359 m/sec, 247793421 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1266 secs. Pages in use: 796
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 516/711 211/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 33377664 m, 61465 m/sec, 250187706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1271 secs. Pages in use: 798
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 521/711 213/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 33670793 m, 58625 m/sec, 252422616 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1276 secs. Pages in use: 800
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 526/711 215/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 34095361 m, 84913 m/sec, 254499346 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1281 secs. Pages in use: 802
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 531/711 216/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 34259512 m, 32830 m/sec, 256569213 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1286 secs. Pages in use: 803
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 536/711 218/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 34590501 m, 66197 m/sec, 259015005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1291 secs. Pages in use: 805
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 541/711 220/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 34907086 m, 63317 m/sec, 261525188 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1296 secs. Pages in use: 807
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 546/711 222/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 35224799 m, 63542 m/sec, 264046139 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1301 secs. Pages in use: 809
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 551/711 224/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 35566171 m, 68274 m/sec, 266569278 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1306 secs. Pages in use: 811
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 556/711 226/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 35869470 m, 60659 m/sec, 269101506 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1311 secs. Pages in use: 813
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 561/711 228/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 36180297 m, 62165 m/sec, 271634547 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1316 secs. Pages in use: 815
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 566/711 230/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 36523861 m, 68712 m/sec, 274162031 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1321 secs. Pages in use: 817
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 571/711 232/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 36817752 m, 58778 m/sec, 276690220 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1326 secs. Pages in use: 819
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 576/711 234/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 37141516 m, 64752 m/sec, 279232865 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1331 secs. Pages in use: 821
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 581/711 236/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 37462658 m, 64228 m/sec, 281757806 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1336 secs. Pages in use: 823
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 586/711 238/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 37783894 m, 64247 m/sec, 284285727 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1341 secs. Pages in use: 825
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 591/711 240/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 38103626 m, 63946 m/sec, 286806649 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1346 secs. Pages in use: 827
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 596/711 242/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 38444744 m, 68223 m/sec, 289327667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1351 secs. Pages in use: 829
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 601/711 244/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 38752198 m, 61490 m/sec, 291860753 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1356 secs. Pages in use: 831
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 606/711 246/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 39076695 m, 64899 m/sec, 294380636 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1361 secs. Pages in use: 833
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 611/711 248/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 39418440 m, 68349 m/sec, 296899861 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1366 secs. Pages in use: 835
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 616/711 250/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 39729138 m, 62139 m/sec, 299427194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1371 secs. Pages in use: 837
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 621/711 252/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 40074380 m, 69048 m/sec, 301947987 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1376 secs. Pages in use: 839
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 626/711 254/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 40381302 m, 61384 m/sec, 304461147 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1381 secs. Pages in use: 841
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 631/711 256/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 40706597 m, 65059 m/sec, 306990005 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1386 secs. Pages in use: 843
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 636/711 259/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 41168613 m, 92403 m/sec, 309284666 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1391 secs. Pages in use: 846
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 641/711 261/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 41377269 m, 41731 m/sec, 311602281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1396 secs. Pages in use: 848
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 646/711 262/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 41689415 m, 62429 m/sec, 314082505 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1401 secs. Pages in use: 849
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 651/711 265/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 42034073 m, 68931 m/sec, 316606714 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1406 secs. Pages in use: 852
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 656/711 266/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 42336785 m, 60542 m/sec, 319113928 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1411 secs. Pages in use: 853
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 661/711 268/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 42616113 m, 55865 m/sec, 321317480 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1416 secs. Pages in use: 855
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 666/711 270/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 42923256 m, 61428 m/sec, 323530813 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1421 secs. Pages in use: 857
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 671/711 272/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 43177544 m, 50857 m/sec, 325766404 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1426 secs. Pages in use: 859
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 676/711 274/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 43471929 m, 58877 m/sec, 328091366 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1431 secs. Pages in use: 861
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 681/711 276/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 43791736 m, 63961 m/sec, 330569173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1436 secs. Pages in use: 863
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 686/711 278/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 44131905 m, 68033 m/sec, 333089393 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1441 secs. Pages in use: 865
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 691/711 280/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 44448382 m, 63295 m/sec, 335628092 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1446 secs. Pages in use: 867
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 696/711 280/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 44596515 m, 29626 m/sec, 336862388 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1451 secs. Pages in use: 867
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 701/711 282/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 44874361 m, 55569 m/sec, 339210102 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1456 secs. Pages in use: 869
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 706/711 284/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 45126886 m, 50505 m/sec, 341006325 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1461 secs. Pages in use: 871
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 35 CTL EXCL 711/711 284/2000 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 45145193 m, 3661 m/sec, 341096696 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1466 secs. Pages in use: 871
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 35 (type EXCL) for BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-00: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-01: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-02: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-04: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-05: EXEG true CTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-06: CONJ false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-07: CTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-08: CTL false preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-13: AGEF false preprocessing[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-14: EFAG true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-15: CTL false preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03: CTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-09: EGEF 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-10: CTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-11: CTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-12: CTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1471 secs. Pages in use: 871
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 10 (type EXCL) for 9 BridgeAndVehicles-COL-V80P50N10-CTLCardinality-2024-03
[[35mlola[0m][I] time limit : 709 sec
[[35mlola[0m][I] memory limit: 2000 pages
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 409 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-COL-V80P50N10"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-COL-V80P50N10, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400200137"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-COL-V80P50N10.tgz
mv BridgeAndVehicles-COL-V80P50N10 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;