About the Execution of LoLA for BridgeAndVehicles-COL-V80P20N10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 0.000 | 1131678.00 | 0.00 | 0.00 | ???T??F?T?T????F | normal |
Execution Chart
Sorry, for this execution, no execution chart could be reported.
Trace from the execution
Formatting '/mnt/tpsp/fkordon/mcc2024-input.r049-tajo-171620400100115.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2024-input.qcow2' backing_fmt='qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................
=====================================================================
Generated by BenchKit 2-5568
Executing tool lola
Input is BridgeAndVehicles-COL-V80P20N10, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r049-tajo-171620400100115
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 7.4K Apr 13 01:03 CTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Apr 13 01:03 CTLCardinality.xml
-rw-r--r-- 1 mcc users 9.7K Apr 13 00:58 CTLFireability.txt
-rw-r--r-- 1 mcc users 84K Apr 13 00:58 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K May 18 16:42 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K May 18 16:42 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Apr 22 14:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Apr 22 14:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Apr 22 14:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Apr 22 14:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Apr 13 01:56 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 116K Apr 13 01:56 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Apr 13 01:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 92K Apr 13 01:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Apr 22 14:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Apr 22 14:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 May 18 16:42 equiv_pt
-rw-r--r-- 1 mcc users 10 May 18 16:42 instance
-rw-r--r-- 1 mcc users 5 May 18 16:42 iscolored
-rw-r--r-- 1 mcc users 45K May 18 16:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-03
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-06
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-08
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-10
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14
FORMULA_NAME BridgeAndVehicles-COL-V80P20N10-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1717005316020
FORMULA BridgeAndVehicles-COL-V80P20N10-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P20N10-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P20N10-LTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P20N10-LTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BridgeAndVehicles-COL-V80P20N10-LTLCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1717006447698
--------------------
content from stderr:
[[35mlola[0m][I] LoLA will run for 3600 seconds at most ([1m[36m--timelimit[0m)
[[35mlola[0m][W] [1m[33munknown unit in memory specification: using default[0m
[[35mlola[0m][I] MEM LIMIT 5
[[35mlola[0m][I] NET
[[35mlola[0m][I] reading [1m[34mnet[0m from [4m[34mmodel.pnml[0m
[[35mlola[0m][I] input: PNML file ([1m[36m--pnmlnet[0m)
[[35mlola[0m][I] reading pnml
[[35mlola[0m][I] PNML file contains High-Level net
[[35mlola[0m][I] closed [1m[34mnet[0m file [4m[34mmodel.pnml[0m
[[35mlola[0m][I] finished parsing
[[35mlola[0m][I] Reading HL formula in XML format ([1m[36m--xmlformula[0m)
[[35mlola[0m][I] reading [1m[34mformula[0m from [4m[34mLTLCardinality.xml[0m
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] nonmoderate token usage
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] NOTDEADLOCKFREE
[[35mlola[0m][I] Places: 188, Transitions: 2108
[[35mlola[0m][W] findlow criterion violated for transition 1
[[35mlola[0m][W] findlow criterion violated for transition 2
[[35mlola[0m][W] findlow criterion violated for transition 0
[[35mlola[0m][W] findlow criterion violated for transition 9
[[35mlola[0m][W] findlow criterion violated for transition 5
[[35mlola[0m][W] findlow criterion violated for 6 clusters
[[35mlola[0m][I] Time for checking findlow: 0
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 5 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL 1 0 0 0 0 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 10 secs. Pages in use: 0
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 56 (type SKEL/SRCH) for 9 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-03
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 57 (type SKEL/SRCH) for 24 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-08
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] LAUNCH task # 58 (type SKEL/SRCH) for 53 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-15
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 57 (type SKEL/SRCH) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-08
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 5
[[35mlola[0m][I] fired transitions : 4
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 56 (type SKEL/SRCH) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-03
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] FINISHED task # 58 (type SKEL/SRCH) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 166
[[35mlola[0m][I] fired transitions : 166
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 31 (type CNST) for 30 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-10
[[35mlola[0m][I] time limit : 0 sec
[[35mlola[0m][I] memory limit: 0 pages
[[35mlola[0m][I] FINISHED task # 31 (type CNST) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-10
[[35mlola[0m][I] result : true
[[35mlola[0m][I] Rule S: 0 transitions removed,0 places removed
[[35mlola[0m][I] planning for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-03 stopped (result already fixed).
[[35mlola[0m][I] planning for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-08 stopped (result already fixed).
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 0 0 0 2 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL 0 0 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 15 secs. Pages in use: 2
[[35mlola[0m][.] # running tasks: 0 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 19 (type EXCL) for 18 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-06
[[35mlola[0m][I] time limit : 239 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 19 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-06
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 677
[[35mlola[0m][I] fired transitions : 677
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 54 (type EXCL) for 53 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-15
[[35mlola[0m][I] time limit : 256 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 54 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-15
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 674
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 60 (type EXCL) for 33 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11
[[35mlola[0m][I] time limit : 275 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 63 (type EQUN) for 33 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11
[[35mlola[0m][I] time limit : 32000000 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 60 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][W] CANCELED task # 63 (type EQUN) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11 (obsolete)
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 63 (type EQUN) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11
[[35mlola[0m][I] result : unknown
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 5/298 9/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 779755 m, 155951 m/sec, 2193948 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 20 secs. Pages in use: 9
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 10/298 18/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 1663411 m, 176731 m/sec, 4725762 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 25 secs. Pages in use: 18
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 15/298 26/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 2464791 m, 160276 m/sec, 7032812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 30 secs. Pages in use: 26
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 20/298 33/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 3198755 m, 146792 m/sec, 9135164 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 35 secs. Pages in use: 33
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 25/298 41/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 3976199 m, 155488 m/sec, 11364706 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 40 secs. Pages in use: 41
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 30/298 50/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 4815369 m, 167834 m/sec, 13613414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 45 secs. Pages in use: 50
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 35/298 59/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 5847943 m, 206514 m/sec, 15854774 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 50 secs. Pages in use: 59
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 40/298 68/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 6737962 m, 178003 m/sec, 18172025 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 55 secs. Pages in use: 68
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 45/298 74/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 7368690 m, 126145 m/sec, 20124980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 60 secs. Pages in use: 74
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 50/298 82/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 8170688 m, 160399 m/sec, 22671579 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 65 secs. Pages in use: 82
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 55/298 90/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 8901332 m, 146128 m/sec, 25000361 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 70 secs. Pages in use: 90
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 60/298 97/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 9608470 m, 141427 m/sec, 27179021 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 75 secs. Pages in use: 97
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 65/298 105/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 10454859 m, 169277 m/sec, 28939168 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 80 secs. Pages in use: 105
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 70/298 115/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 11432888 m, 195605 m/sec, 30923433 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 85 secs. Pages in use: 115
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 75/298 125/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 12386661 m, 190754 m/sec, 32848048 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 90 secs. Pages in use: 125
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 80/298 135/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 13364974 m, 195662 m/sec, 34777656 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 95 secs. Pages in use: 135
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 85/298 145/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 14390026 m, 205010 m/sec, 36858060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 100 secs. Pages in use: 145
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 90/298 155/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 15456362 m, 213267 m/sec, 38957664 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 105 secs. Pages in use: 155
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 95/298 166/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 16494182 m, 207564 m/sec, 41075151 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 110 secs. Pages in use: 166
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 100/298 177/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 17569225 m, 215008 m/sec, 43184745 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 115 secs. Pages in use: 177
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 105/298 186/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 18539484 m, 194051 m/sec, 45137637 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 120 secs. Pages in use: 186
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 110/298 196/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 19512299 m, 194563 m/sec, 47098272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 125 secs. Pages in use: 196
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 115/298 206/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 20562247 m, 209989 m/sec, 49162326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 130 secs. Pages in use: 206
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 120/298 215/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 21410286 m, 169607 m/sec, 51430574 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 135 secs. Pages in use: 215
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 125/298 220/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 21974268 m, 112796 m/sec, 53568561 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 140 secs. Pages in use: 220
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 130/298 226/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 22553374 m, 115821 m/sec, 55762305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 145 secs. Pages in use: 226
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 135/298 232/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 23159625 m, 121250 m/sec, 58043456 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 150 secs. Pages in use: 232
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 140/298 238/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 23768290 m, 121733 m/sec, 60008507 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 155 secs. Pages in use: 238
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 145/298 245/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 24424828 m, 131307 m/sec, 62248300 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 160 secs. Pages in use: 245
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 150/298 251/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 25054584 m, 125951 m/sec, 64630017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 165 secs. Pages in use: 251
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 155/298 257/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 25685072 m, 126097 m/sec, 67018017 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 170 secs. Pages in use: 257
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 160/298 263/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 26271420 m, 117269 m/sec, 69187945 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 175 secs. Pages in use: 263
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 165/298 270/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 26965222 m, 138760 m/sec, 71266227 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 180 secs. Pages in use: 270
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 170/298 276/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 27547546 m, 116464 m/sec, 73474286 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 185 secs. Pages in use: 276
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 175/298 281/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 28115190 m, 113528 m/sec, 75626109 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 190 secs. Pages in use: 281
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 180/298 288/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 28736481 m, 124258 m/sec, 77975257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 195 secs. Pages in use: 288
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 185/298 293/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 29299802 m, 112664 m/sec, 80049911 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 200 secs. Pages in use: 293
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 190/298 299/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 29934342 m, 126908 m/sec, 81918983 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 205 secs. Pages in use: 299
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 195/298 305/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 30561681 m, 125467 m/sec, 84298415 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 210 secs. Pages in use: 305
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 200/298 312/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 31190632 m, 125790 m/sec, 86682923 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 215 secs. Pages in use: 312
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 205/298 318/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 31815567 m, 124987 m/sec, 89045106 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 220 secs. Pages in use: 318
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 210/298 324/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 32392087 m, 115304 m/sec, 91157829 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 225 secs. Pages in use: 324
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 215/298 330/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 33100634 m, 141709 m/sec, 93325917 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 230 secs. Pages in use: 330
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 220/298 337/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 33744076 m, 128688 m/sec, 95766337 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 235 secs. Pages in use: 337
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 225/298 343/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 34366417 m, 124468 m/sec, 98125446 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 240 secs. Pages in use: 343
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 230/298 349/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 34940590 m, 114834 m/sec, 100294378 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 245 secs. Pages in use: 349
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 235/298 354/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 35479855 m, 107853 m/sec, 102276294 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 250 secs. Pages in use: 354
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 240/298 361/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 36186922 m, 141413 m/sec, 104433091 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 255 secs. Pages in use: 361
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 245/298 367/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 36807350 m, 124085 m/sec, 106786242 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 260 secs. Pages in use: 367
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 250/298 374/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 37445569 m, 127643 m/sec, 109205976 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 265 secs. Pages in use: 374
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 255/298 380/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 38057406 m, 122367 m/sec, 111518540 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 270 secs. Pages in use: 380
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 260/298 385/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 38618582 m, 112235 m/sec, 113595478 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 275 secs. Pages in use: 385
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 265/298 392/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 39299123 m, 136108 m/sec, 115643736 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 280 secs. Pages in use: 392
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 270/298 398/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 39886207 m, 117416 m/sec, 117870132 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 285 secs. Pages in use: 398
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 275/298 404/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 40505123 m, 123783 m/sec, 120217194 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 290 secs. Pages in use: 404
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 280/298 410/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 41129604 m, 124896 m/sec, 122583196 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 295 secs. Pages in use: 410
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 285/298 416/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 41732572 m, 120593 m/sec, 124838058 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 300 secs. Pages in use: 416
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 290/298 422/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 42379919 m, 129469 m/sec, 126739826 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 305 secs. Pages in use: 422
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 28 LTL EXCL 295/298 428/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 42947348 m, 113485 m/sec, 128899350 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 310 secs. Pages in use: 428
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][W] CANCELED task # 28 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 (local timeout)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 1 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ 0 2 0 0 2 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 315 secs. Pages in use: 433
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 51 (type EXCL) for 46 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14
[[35mlola[0m][I] time limit : 298 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] LAUNCH task # 28 (type EXCL) for 27 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09
[[35mlola[0m][I] time limit : 3285 sec
[[35mlola[0m][I] memory limit: 5 pages
[[35mlola[0m][I] FINISHED task # 51 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-14
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 1072
[[35mlola[0m][I] fired transitions : 1374
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] CANCELED task # 28 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09 (memory limit exceeded)
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 320 secs. Pages in use: 438
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] LAUNCH task # 44 (type EXCL) for 43 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13
[[35mlola[0m][I] time limit : 364 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 5/364 6/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13 649229 m, 129845 m/sec, 2008212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 325 secs. Pages in use: 439
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 10/364 12/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13 1395253 m, 149204 m/sec, 4263053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 330 secs. Pages in use: 445
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 15/364 19/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13 2170534 m, 155056 m/sec, 6583771 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 335 secs. Pages in use: 452
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 20/364 26/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13 2968917 m, 159676 m/sec, 8936491 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 340 secs. Pages in use: 459
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 25/364 32/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13 3769252 m, 160067 m/sec, 11307046 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 345 secs. Pages in use: 465
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ 0 1 0 0 4 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 1 0 0 1 0 0 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 44 LTL EXCL 30/364 39/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13 4592041 m, 164557 m/sec, 13721414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 350 secs. Pages in use: 472
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] FINISHED task # 44 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-13
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 5371295
[[35mlola[0m][I] fired transitions : 16029984
[[35mlola[0m][I] time used : 35
[[35mlola[0m][I] memory pages used : 46
[[35mlola[0m][I] LAUNCH task # 22 (type EXCL) for 21 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07
[[35mlola[0m][I] time limit : 405 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 22 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-07
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 674
[[35mlola[0m][I] fired transitions : 674
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 16 (type EXCL) for 15 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05
[[35mlola[0m][I] time limit : 463 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 16 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-05
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 13 (type EXCL) for 12 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04
[[35mlola[0m][I] time limit : 540 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 13 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-04
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 1
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 7 (type EXCL) for 6 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02
[[35mlola[0m][I] time limit : 649 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 7 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-02
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 9
[[35mlola[0m][I] fired transitions : 11
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 4 (type EXCL) for 3 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01
[[35mlola[0m][I] time limit : 811 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 4 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-01
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 1 (type EXCL) for 0 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00
[[35mlola[0m][I] time limit : 1081 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 1 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-00
[[35mlola[0m][I] result : true
[[35mlola[0m][I] markings : 4
[[35mlola[0m][I] fired transitions : 3
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 38 (type EXCL) for 33 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11
[[35mlola[0m][I] time limit : 1622 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] FINISHED task # 38 (type EXCL) for BridgeAndVehicles-COL-V80P20N10-LTLCardinality-11
[[35mlola[0m][I] result : false
[[35mlola[0m][I] markings : 675
[[35mlola[0m][I] fired transitions : 676
[[35mlola[0m][I] time used : 0
[[35mlola[0m][I] memory pages used : 1
[[35mlola[0m][I] LAUNCH task # 41 (type EXCL) for 40 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12
[[35mlola[0m][I] time limit : 3245 sec
[[35mlola[0m][I] memory limit: 2000 pages
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 0/3245 1/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 18549 m, 3709 m/sec, 79836 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 355 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 5/3245 4/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 447934 m, 85877 m/sec, 2300285 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 360 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 10/3245 7/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 888375 m, 88088 m/sec, 4633180 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 365 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 15/3245 10/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 1335055 m, 89336 m/sec, 7008468 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 370 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 20/3245 13/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 1782289 m, 89446 m/sec, 9394778 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 375 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 25/3245 17/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 2231328 m, 89807 m/sec, 11801121 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 380 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 30/3245 20/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 2680835 m, 89901 m/sec, 14208053 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 385 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 35/3245 23/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 3100548 m, 83942 m/sec, 16458749 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 390 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 40/3245 26/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 3540038 m, 87898 m/sec, 18818694 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 395 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 45/3245 29/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 3982092 m, 88410 m/sec, 21201060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 400 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 50/3245 32/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 4431876 m, 89956 m/sec, 23617718 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 405 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 55/3245 36/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 4883103 m, 90245 m/sec, 26047440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 410 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 60/3245 39/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 5332387 m, 89856 m/sec, 28463986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 415 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 65/3245 42/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 5782600 m, 90042 m/sec, 30886634 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 420 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 70/3245 45/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 6231635 m, 89807 m/sec, 33311316 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 425 secs. Pages in use: 479
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 75/3245 48/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 6683810 m, 90435 m/sec, 35752667 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 430 secs. Pages in use: 481
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 80/3245 52/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 7132180 m, 89674 m/sec, 38171307 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 435 secs. Pages in use: 485
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 85/3245 55/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 7581205 m, 89805 m/sec, 40593541 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 440 secs. Pages in use: 488
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 90/3245 58/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 8029786 m, 89716 m/sec, 43018490 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 445 secs. Pages in use: 491
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 95/3245 61/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 8476523 m, 89347 m/sec, 45447272 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 450 secs. Pages in use: 494
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 100/3245 64/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 8925127 m, 89720 m/sec, 47879440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 455 secs. Pages in use: 497
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 105/3245 68/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 9372491 m, 89472 m/sec, 50312661 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 460 secs. Pages in use: 501
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 110/3245 71/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 9817412 m, 88984 m/sec, 52728698 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 465 secs. Pages in use: 504
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 115/3245 74/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 10265891 m, 89695 m/sec, 55171494 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 470 secs. Pages in use: 507
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 120/3245 77/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 10712156 m, 89253 m/sec, 57585425 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 475 secs. Pages in use: 510
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 125/3245 80/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 11125469 m, 82662 m/sec, 59820756 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 480 secs. Pages in use: 513
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 130/3245 83/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 11565537 m, 88013 m/sec, 62203060 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 485 secs. Pages in use: 516
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 135/3245 86/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 12005768 m, 88046 m/sec, 64587972 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 490 secs. Pages in use: 519
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 140/3245 90/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 12446167 m, 88079 m/sec, 66966653 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 495 secs. Pages in use: 523
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 145/3245 93/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 12887726 m, 88311 m/sec, 69359088 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 500 secs. Pages in use: 526
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 150/3245 96/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 13326672 m, 87789 m/sec, 71731901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 505 secs. Pages in use: 529
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 155/3245 99/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 13766084 m, 87882 m/sec, 74108317 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 510 secs. Pages in use: 532
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 160/3245 102/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 14203618 m, 87506 m/sec, 76476062 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 515 secs. Pages in use: 535
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 165/3245 105/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 14644331 m, 88142 m/sec, 78860819 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 520 secs. Pages in use: 538
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 170/3245 107/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 14955183 m, 62170 m/sec, 80885986 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 525 secs. Pages in use: 540
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 175/3245 110/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 15268796 m, 62722 m/sec, 83056735 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 530 secs. Pages in use: 543
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 180/3245 112/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 15579682 m, 62177 m/sec, 85225684 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 535 secs. Pages in use: 545
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 185/3245 114/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 15896199 m, 63303 m/sec, 87464812 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 540 secs. Pages in use: 547
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 190/3245 117/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 16210512 m, 62862 m/sec, 89684110 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 545 secs. Pages in use: 550
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 195/3245 119/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 16524543 m, 62806 m/sec, 91921268 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 550 secs. Pages in use: 552
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 200/3245 121/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 16840647 m, 63220 m/sec, 94156980 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 555 secs. Pages in use: 554
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 205/3245 123/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 17155084 m, 62887 m/sec, 96422638 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 560 secs. Pages in use: 556
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 210/3245 125/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 17449756 m, 58934 m/sec, 98519375 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 565 secs. Pages in use: 558
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 215/3245 128/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 17755926 m, 61234 m/sec, 100705739 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 570 secs. Pages in use: 561
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 220/3245 130/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 18041382 m, 57091 m/sec, 102758862 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 575 secs. Pages in use: 563
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 225/3245 132/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 18341142 m, 59952 m/sec, 104898581 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 580 secs. Pages in use: 565
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 230/3245 134/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 18657095 m, 63190 m/sec, 107177176 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 585 secs. Pages in use: 567
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 235/3245 136/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 18932192 m, 55019 m/sec, 109165449 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 590 secs. Pages in use: 569
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 240/3245 138/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 19235500 m, 60661 m/sec, 111357301 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 595 secs. Pages in use: 571
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 245/3245 140/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 19523694 m, 57638 m/sec, 113408162 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 600 secs. Pages in use: 573
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 250/3245 142/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 19830226 m, 61306 m/sec, 115611469 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 605 secs. Pages in use: 575
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 255/3245 145/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 20138596 m, 61674 m/sec, 117841731 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 610 secs. Pages in use: 578
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 260/3245 147/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 20443157 m, 60912 m/sec, 120038401 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 615 secs. Pages in use: 580
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 265/3245 149/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 20753914 m, 62151 m/sec, 122285823 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 620 secs. Pages in use: 582
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 270/3245 151/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 21067464 m, 62710 m/sec, 124552269 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 625 secs. Pages in use: 584
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 275/3245 154/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 21378137 m, 62134 m/sec, 126798652 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 630 secs. Pages in use: 587
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 280/3245 156/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 21691520 m, 62676 m/sec, 129067901 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 635 secs. Pages in use: 589
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 285/3245 158/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 22002264 m, 62148 m/sec, 131312466 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 640 secs. Pages in use: 591
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 290/3245 160/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 22314080 m, 62363 m/sec, 133566760 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 645 secs. Pages in use: 593
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 295/3245 162/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 22627067 m, 62597 m/sec, 135826009 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 650 secs. Pages in use: 595
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 300/3245 165/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 22943412 m, 63269 m/sec, 138128101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 655 secs. Pages in use: 598
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 305/3245 167/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 23250596 m, 61436 m/sec, 140385104 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 660 secs. Pages in use: 600
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 310/3245 169/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 23564054 m, 62691 m/sec, 142655908 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 665 secs. Pages in use: 602
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 315/3245 171/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 23878304 m, 62850 m/sec, 144935761 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 670 secs. Pages in use: 604
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 320/3245 174/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 24191560 m, 62651 m/sec, 147215979 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 675 secs. Pages in use: 607
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 325/3245 176/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 24488749 m, 59437 m/sec, 149369281 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 680 secs. Pages in use: 609
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 330/3245 178/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 24782709 m, 58792 m/sec, 151540772 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 685 secs. Pages in use: 611
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 335/3245 180/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 25087040 m, 60866 m/sec, 153759462 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 690 secs. Pages in use: 613
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 340/3245 182/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 25400439 m, 62679 m/sec, 156044932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 695 secs. Pages in use: 615
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 345/3245 184/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 25709106 m, 61733 m/sec, 158321903 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 700 secs. Pages in use: 617
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 350/3245 187/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 26016858 m, 61550 m/sec, 160548654 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 705 secs. Pages in use: 620
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 355/3245 189/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 26329370 m, 62502 m/sec, 162807981 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 710 secs. Pages in use: 622
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 360/3245 191/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 26631361 m, 60398 m/sec, 165034235 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 715 secs. Pages in use: 624
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 365/3245 193/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 26941848 m, 62097 m/sec, 167276414 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 720 secs. Pages in use: 626
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 370/3245 195/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 27238440 m, 59318 m/sec, 169414949 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 725 secs. Pages in use: 628
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 375/3245 198/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 27540231 m, 60358 m/sec, 171643989 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 730 secs. Pages in use: 631
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 380/3245 200/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 27818059 m, 55565 m/sec, 173642006 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 735 secs. Pages in use: 633
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 385/3245 202/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 28108567 m, 58101 m/sec, 175788101 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 740 secs. Pages in use: 635
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 390/3245 204/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 28412613 m, 60809 m/sec, 177979944 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 745 secs. Pages in use: 637
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 395/3245 206/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 28702898 m, 58057 m/sec, 180081219 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 750 secs. Pages in use: 639
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 400/3245 208/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 29002666 m, 59953 m/sec, 182283837 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 755 secs. Pages in use: 641
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 405/3245 210/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 29293712 m, 58209 m/sec, 184376343 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 760 secs. Pages in use: 643
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 410/3245 212/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 29600447 m, 61347 m/sec, 186642161 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 765 secs. Pages in use: 645
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 415/3245 214/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 29915091 m, 62928 m/sec, 188912970 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 770 secs. Pages in use: 647
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 420/3245 217/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 30231267 m, 63235 m/sec, 191198203 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 775 secs. Pages in use: 650
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 425/3245 219/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 30531701 m, 60086 m/sec, 193162608 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 780 secs. Pages in use: 652
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 430/3245 221/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 30839731 m, 61606 m/sec, 195281566 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 785 secs. Pages in use: 654
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 435/3245 223/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 31148225 m, 61698 m/sec, 197421629 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 790 secs. Pages in use: 656
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 440/3245 226/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 31459352 m, 62225 m/sec, 199601925 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 795 secs. Pages in use: 659
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 445/3245 228/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 31756845 m, 59498 m/sec, 201713715 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 800 secs. Pages in use: 661
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 450/3245 230/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 32041433 m, 56917 m/sec, 203710067 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 805 secs. Pages in use: 663
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 455/3245 232/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 32336062 m, 58925 m/sec, 205791237 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 810 secs. Pages in use: 665
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 460/3245 234/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 32650636 m, 62914 m/sec, 208029155 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 815 secs. Pages in use: 667
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 465/3245 236/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 32941289 m, 58130 m/sec, 210122440 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 820 secs. Pages in use: 669
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 470/3245 238/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 33243291 m, 60400 m/sec, 212261558 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 825 secs. Pages in use: 671
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 475/3245 241/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 33551708 m, 61683 m/sec, 214457809 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 830 secs. Pages in use: 674
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 480/3245 243/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 33865303 m, 62719 m/sec, 216707131 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 835 secs. Pages in use: 676
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 485/3245 245/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 34180722 m, 63083 m/sec, 218955063 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 840 secs. Pages in use: 678
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 490/3245 247/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 34495516 m, 62958 m/sec, 221215001 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 845 secs. Pages in use: 680
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 495/3245 250/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 34813687 m, 63634 m/sec, 223515946 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 850 secs. Pages in use: 683
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 500/3245 252/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 35130083 m, 63279 m/sec, 225780617 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 855 secs. Pages in use: 685
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 505/3245 254/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 35442497 m, 62482 m/sec, 228015313 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 860 secs. Pages in use: 687
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 510/3245 256/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 35755198 m, 62540 m/sec, 230256212 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 865 secs. Pages in use: 689
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 515/3245 259/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 36070790 m, 63118 m/sec, 232533533 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 870 secs. Pages in use: 692
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 520/3245 261/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 36382481 m, 62338 m/sec, 234777340 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 875 secs. Pages in use: 694
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 525/3245 263/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 36696686 m, 62841 m/sec, 237042191 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 880 secs. Pages in use: 696
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 530/3245 266/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 37011303 m, 62923 m/sec, 239312802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 885 secs. Pages in use: 699
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 535/3245 268/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 37323656 m, 62470 m/sec, 241563835 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 890 secs. Pages in use: 701
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 540/3245 270/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 37622702 m, 59809 m/sec, 243720802 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 895 secs. Pages in use: 703
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 545/3245 272/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 37930349 m, 61529 m/sec, 245940702 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 900 secs. Pages in use: 705
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 550/3245 274/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 38224530 m, 58836 m/sec, 248100853 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 905 secs. Pages in use: 707
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 555/3245 276/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 38533314 m, 61756 m/sec, 250322844 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 910 secs. Pages in use: 709
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 560/3245 279/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 38844896 m, 62316 m/sec, 252569799 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 915 secs. Pages in use: 712
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 565/3245 281/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 39154928 m, 62006 m/sec, 254806916 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 920 secs. Pages in use: 714
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 570/3245 283/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 39466458 m, 62306 m/sec, 257061305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 925 secs. Pages in use: 716
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 575/3245 285/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 39773439 m, 61396 m/sec, 259314037 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 930 secs. Pages in use: 718
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 580/3245 287/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 40075491 m, 60410 m/sec, 261505270 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 935 secs. Pages in use: 720
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 585/3245 290/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 40379132 m, 60728 m/sec, 263702996 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 940 secs. Pages in use: 723
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 590/3245 292/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 40683116 m, 60796 m/sec, 265906257 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 945 secs. Pages in use: 725
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 595/3245 294/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 40989138 m, 61204 m/sec, 268166423 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 950 secs. Pages in use: 727
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 600/3245 296/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 41290217 m, 60215 m/sec, 270346516 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 955 secs. Pages in use: 729
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 605/3245 298/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 41593523 m, 60661 m/sec, 272552305 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 960 secs. Pages in use: 731
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 610/3245 300/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 41899110 m, 61117 m/sec, 274809495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 965 secs. Pages in use: 733
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 615/3245 303/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 42196092 m, 59396 m/sec, 276943173 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 970 secs. Pages in use: 736
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 620/3245 305/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 42499523 m, 60686 m/sec, 279128470 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 975 secs. Pages in use: 738
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 625/3245 307/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 42800075 m, 60110 m/sec, 281346495 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 980 secs. Pages in use: 740
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 630/3245 309/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 43108059 m, 61596 m/sec, 283564277 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 985 secs. Pages in use: 742
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 635/3245 311/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 43419544 m, 62297 m/sec, 285826115 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 990 secs. Pages in use: 744
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 640/3245 313/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 43720080 m, 60107 m/sec, 288024921 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 995 secs. Pages in use: 746
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 645/3245 316/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 44029148 m, 61813 m/sec, 290247232 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1000 secs. Pages in use: 749
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 650/3245 318/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 44337573 m, 61685 m/sec, 292528299 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1005 secs. Pages in use: 751
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 655/3245 320/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 44643780 m, 61241 m/sec, 294725743 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1010 secs. Pages in use: 753
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 660/3245 322/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 44959047 m, 63053 m/sec, 297015328 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1015 secs. Pages in use: 755
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 665/3245 324/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 45260188 m, 60228 m/sec, 299220027 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1020 secs. Pages in use: 757
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 670/3245 327/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 45571994 m, 62361 m/sec, 301455246 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1025 secs. Pages in use: 760
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 675/3245 329/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 45879117 m, 61424 m/sec, 303724044 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1030 secs. Pages in use: 762
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 680/3245 331/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 46193742 m, 62925 m/sec, 305984145 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1035 secs. Pages in use: 764
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 685/3245 333/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 46484089 m, 58069 m/sec, 308126514 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1040 secs. Pages in use: 766
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 690/3245 335/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 46787170 m, 60616 m/sec, 310124502 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1045 secs. Pages in use: 768
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 695/3245 338/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 47085887 m, 59743 m/sec, 312135472 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1050 secs. Pages in use: 771
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 700/3245 340/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 47389888 m, 60800 m/sec, 314234047 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1055 secs. Pages in use: 773
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 705/3245 342/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 47694858 m, 60994 m/sec, 316346111 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1060 secs. Pages in use: 775
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 710/3245 344/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 48004545 m, 61937 m/sec, 318529966 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1065 secs. Pages in use: 777
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 715/3245 346/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 48294661 m, 58023 m/sec, 320562339 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1070 secs. Pages in use: 779
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 720/3245 349/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 48606024 m, 62272 m/sec, 322756820 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1075 secs. Pages in use: 782
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 725/3245 351/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 48918750 m, 62545 m/sec, 324968932 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1080 secs. Pages in use: 784
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 730/3245 353/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 49232453 m, 62740 m/sec, 327194133 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1085 secs. Pages in use: 786
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 735/3245 355/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 49547550 m, 63019 m/sec, 329437409 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1090 secs. Pages in use: 788
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 740/3245 358/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 49858638 m, 62217 m/sec, 331655326 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1095 secs. Pages in use: 791
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 745/3245 360/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 50173259 m, 62924 m/sec, 333892061 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1100 secs. Pages in use: 793
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 750/3245 362/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 50459223 m, 57192 m/sec, 335929639 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1105 secs. Pages in use: 795
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 755/3245 364/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 50767281 m, 61611 m/sec, 338144532 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1110 secs. Pages in use: 797
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 760/3245 366/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 51075904 m, 61724 m/sec, 340332913 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1115 secs. Pages in use: 799
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 765/3245 367/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 51241200 m, 33059 m/sec, 341535886 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1120 secs. Pages in use: 800
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
[[35mlola[0m][I] [1m FINISHED FORMULA: CATEGORY VALUE PRODUCED BY[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-00: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-01: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-02: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-03: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-04: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-05: LTL true LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-06: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-07: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-08: LTL true skeleton: LTL model checker[0m
[[35mlola[0m][.] [1m[32mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-10: LTL true preprocessing[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-11: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-13: LTL false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-14: CONJ false LTL model checker[0m
[[35mlola[0m][.] [1m[31mBridgeAndVehicles-COL-V80P20N10-LTLCardinality-15: LTL false LTL model checker[0m
[[35mlola[0m][.]
[[35mlola[0m][.] [1m PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS[0m
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-09: LTL 0 0 0 0 1 0 1 0
[[35mlola[0m][.] BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12: LTL 0 0 1 0 1 0 0 0
[[35mlola[0m][.]
[[35mlola[0m][.] [1m TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS[0m
[[35mlola[0m][.] 41 LTL EXCL 773/3245 368/2000 BridgeAndVehicles-COL-V80P20N10-LTLCardinality-12 51369241 m, 25608 m/sec, 342430733 t fired, .
[[35mlola[0m][.]
[[35mlola[0m][.] Time elapsed: 1128 secs. Pages in use: 801
[[35mlola[0m][.] # running tasks: 1 of 4. Visible: 16
/home/mcc/BenchKit/BenchKit_head.sh: line 23: 412 Killed $BK_TOOL --conf=/home/mcc/BenchKit/bin/myconf --formula=$BK_EXAMINATION.xml $LOLA_TIMELIMIT $LOLA_MEMLIMIT model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BridgeAndVehicles-COL-V80P20N10"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5568"
echo " Executing tool lola"
echo " Input is BridgeAndVehicles-COL-V80P20N10, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r049-tajo-171620400100115"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BridgeAndVehicles-COL-V80P20N10.tgz
mv BridgeAndVehicles-COL-V80P20N10 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;